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Abstract 
Abstract 
Miniaturisation is one of the current trends in spacecraft design. High-density programmable logic 
devices have become an established implementation medium in terrestrial systems, replacing 
Application-Specific Integrated Circuits (ASICs) in many applications due to lower cost, shorter 
time to market and hardware reconfigurability. Correspondingly, System-On-a-Programmable- 
Chip (SoPC) design has emerged as a major enabling technology. It is envisaged that the 
application of SoPC to on-board computing will result in radical improvements and new 
capabilities. A single-chip reconfigurable system-on-a-chip computing platform for data handling, 
communication and control will not only dramatically reduce size, complexity and cost of small 
satellites electronics, but will also allow on-board hardware modification after launch. 
In this thesis, a generic System-On-a-Chip (SoC) computing platform for on-board applications is 
proposed. The SoC platform is built on a modular principle containing both space-specific and 
general functional blocks, which allows it to be easily tailored to satisfy different requirements of 
on-board subsystems or payloads. Making use of this design concept, an On-Board Computer 
(OBC) is selected as the reference design. The resulting System-On-a-Chip On-Board Computer 
(SoC-OBC) design is used as an investigation vehicle throughout the thesis. A downsized version 
of the SoC-OBC is developed, implemented and tested. In addition to that, a simplified CCSDS 
telemetry & telecommand communication system, specifically designed to meet the needs of the 
SoC-OBC is implemented. The combination of a single-chip OBC and a software CCSDS-based 
communication system supported by a thin-layer hardware interface can provide a cost effective 
and flexible communication solution for future space applications. 
The synergetic effect of reconfigurable computing, object-oriented programming and SoC 
technologies to on-board computing is investigated. Addressing the flexibility and standardisation 
of this SoC platform, a novel solution to remote reconfigurability is proposed based on partial run- 
time reconfiguration and the Common Object Request Broker Architecture (CORBA). Three 
approaches to remote on-board run-time reconfiguration are developed - the basic scheme, the 
Client-Server scheme and the Client-Server with CORBA scheme. 
Key Words: system-on-a-chip, FPGA, on-board computer, on-board data handling, CCSDS, run- 
time reconfiguration, JBits, Client/Server, CORBA 
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Chapter 1 Introduction 
Chapter 1 
Introduction 
1.0 Small Satellites 
Since the beginning of the space age, the trend in satellite mission design in general has been 
towards larger-sized, more capable, more sophisticated, and more expensive missions. During the 
last two decades, however, a remarkable reversal of this trend has led to the emergence of the so- 
called small satellite missions, which feature decreased scales of size, complexity and cost. 
Traditional satellites tend to fall into two categories - large or middle, as shown in Table 1.1. The 
spirit of the current small satellite world is encompassed by the slogan "Faster, Better, Smaller and 
Cheaper". Typically, small satellites are characterised by weight lower than 500 kg and fall into 
several categories, as detailed in Table 1.1. At present, the categories of mini- and micro-satellites 
are well established. 
Table 1.1 Classes of Satellites [1] 
Class Net Mass (in kg) Cost (in $) 
Large satellites >1000 >100 M 
Medium sized satellites 500 -1000 30 - 100 M 
Mini-satellites 100 -500 7- 30 M 
Micro-satellites 10 - 100 2-5M 
Small 
satellites 
Nano-satellites <10 0.5 - 1M 
Pico satellites 0.1-1 
Femto satellites <0.1 
The small satellite design provides a fertile ground for application of leading-edge micro and nano 
technology and innovative solutions. Therefore, it is expected that in the near future it will be 
possible to miniaturise the satellite platform further down to fully operational ultra-small satellite 
systems. Indeed, nano-satellites are already a reality and pico-satellites (even femto-satellites) are 
in a process of research and development. 
1 
Chapter 1 Introduction 
It has already been demonstrated that small satellites can provide platforms for carrying out 
successful civilian and military missions. The targeted missions of small satellites are as follows: 
science, earth observation, commercial telecommunications, military, technical demonstration and 
education. The scientific aims of small satellite missions are accomplished using a range of sensors, 
e. g. imaging sensors, X-ray fluorescence spectroscopy, radar, lidar and fields and particles [2]. 
This work has been carried out in close collaboration with the Surrey Satellite Technology Ltd. 
(SSTL), the British world-leader in low-cost, rapid response small satellites. The SSTL, a highly 
innovative spinout company of the University of Surrey, has built and launched 23 mini and micro 
small satellite missions for international customers. They have also launched the first nano-satellite 
with a mass of only 6 kg, as shown in Figure 1.1. 
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YYY 
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Figure 1.1 Spectrum of SSTL satellites 
1.1 Motivation 
ý. 
This PhD study is motivated by the rapid advances in technology and by the needs of the coming 
generation of commercial, scientific and military spacecraft as outlined below. 
Small satellites aim to achieve low-cost, fast access to space and this is normally supported by the 
use of Commercial-Off-The-Shelf (COTS) components and development tools. However, the 
advances in micro and nano technology that have already brought to life remarkable new products 
and capabilities in terrestrial systems and consumer products are a major enabling force in 
changing the way in which satellite on-board computing and electronics are designed. 
Computing has always played an important role in on-board data processing and control. 
Historically on-board computing has been represented mainly by the On-Board Computer (OBC), 
which is the kernel of the On-Board Data Handling (OBDH) system that is central to the overall 
satellite design and its operations. The OBDH system is an integral part of the satellite platform 
and in many missions extends to comprise elements of payload electronics. Nowadays, a computer 
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controls almost any single on-board sub-system and therefore on-board computing is represented 
by a number of computing units connected by an on-board data network. This is possible due to 
the emergence of advanced miniaturization technologies, which have given birth to multi-million 
gates System-On-a-Chip (SoC) processor designs. This trend is going to be continued further and 
it is expected that in the near future all the electronics of a fully functional satellite will be 
condensed into one module [3]. 
High-density programmable logic devices have become an established implementation medium in 
terrestrial systems, replacing Application-Specific Integrated Circuits (ASICs) in many 
applications due to lower cost, shorter time to market and hardware reconfigurability. 
Correspondingly, System-On-a-Programmable-Chip (SoPC) design has emerged as a major 
enabling technology. It is envisaged that the application of SoPC to on-board computing will result 
in radical improvements and new capabilities. A single-chip reconfigurable computing platform 
for data handling, communication and control will not only dramatically reduce size, complexity 
and cost of small satellite electronics, but will also allow on-board hardware modification after 
launch. 
Originally proposed in 1963, Reconfigurable Computing (RC) could not be implemented at the 
time because of technology limitations. Nowadays, the driving force and the technological base of 
RC are reprogrammable logic chips with gate densities exceeding millions of gates and capable of 
supporting Run-Time Reconfiguration (RTR). While some impressive research applications of RC 
have been developed, it is still a relatively new field of study for space applications. 
Hardware reconfiguration of on-board electronics after launch is a very desirable capability, which 
is non-existent at present. The potential of reconfiguration and its role in revolutionising future 
spacecraft have already been acknowledged by National Aeronautics and Space Administration 
(NASA) who have suggested the concept of the evolvable "science-craft" of the future, which will 
be possible to be reconfigured at all levels in order to achieve long-term deep space missions with 
changeable objectives. However, present missions will benefit very much from reconfiguration too. 
Space is a harsh environment where incident radiation can cause bit flips in memory elements and 
ionisation failure in semiconductors. These kinds of hardware faults could be debugged or repaired 
using reconfigurable devices. In addition, reconfiguration could enable hardware changes aimed at 
upgrade or repair of on-board electronic components and at change of functionality in response to 
changed mission requirements. 
The emergence of high-density Field Programmable Gate Arrays (FPGAs) based on Static 
Random Access Memory (SRAM) and supported by RTR technologies offers a practical solution 
to reconfiguration in space. On-board FPGAs capable of run-time reconfiguration could facilitate 
uploading via a radio link and deployment of new hardware circuits without interruption of service 
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in the devices. Through this method, newly deployed hardware components could be used to 
rectify design faults to change outdated data processing firmware or to change system functionality. 
Also, through on-board RTR capability the same circuitry could be used to implement various 
different configurations relevant to different stages of the mission, which will result in reduction of 
weight and power consumption. Furthermore, if part of an FPGA fails because of Single-Event 
Upsets (SEUs), then circuitry can be reprogrammed and recovered through RC technology [4]. 
1.2 Scope of the Research and Objectives 
This PhD study started in the autumn of 1999 and was carried out at the Surrey Space Centre (SSC) 
of the University of Surrey. 
The research is concerned with investigation of the use of SRAM-based FPGAs, system-on-a-chip 
design and reconfigurable computing for satellite on-board applications. The thesis focuses on 
small satellites as the application domain using information about the products of the Surrey 
Satellite Technology Limited (SSTL), an established manufacturer of small satellites. This work 
forms a part of a long-term research programme in the Very Large Scale Integration (VLSI) 
Systems Research group of SSC, which is codenamed ChipSat and aims to miniaturise the satellite 
platform down to a satellite-on-a-chip. 
The main aim of this research project is to specify and develop a Run-Time Reconfigurable 
System-On-a-Chip (RTR-SoC) platform for computing on-board small satellites. The RTR-SoC 
will be prototyped using the functionality of an existing small satellite on-board computer. A 
downsized version of RTR-SoC OBC will be implemented in a high-density programmable chip 
and a methodology for run-time partial re-configuration in space will be developed. In the spirit of 
the low-cost approach to small satellites this RTR-SoC OBC will be composed of reusable soft 
Intellectual Property (IP) cores developed using hardware description language. The proposed 
reconfiguration methodology will demonstrate how to add and update peripheral cores remotely 
(in space) while the other parts of the OBC still keep working. A fallback situation, when the 
whole OBC needs to be reprogrammed and reset under some extreme circumstances (i. e. the 
processor core is dead because of SEUs), will be investigated. . 
The objectives of the undertaken research are: 
0 To investigate the state-of-the-art in on-board computing for small satellites; 
" To specify a generic reconfigurable system-on-a-chip based platform for on-board 
computing using programmable logic; 
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" To demonstrate the system-on-a-chip based platform using an existing on-board computer 
as a prototype; 
" To propose and verify methodology for partial run-time reconfiguration of the platform in 
space. 
1.3 Publications and Contributions 
This research has been acknowledged as significant and novel by the space electronics community. 
At the time of the conception of the RTR-SoC idea, nobody had attempted using a SoPC design 
based on soft IP cores and capable of remote reconfiguration for on-board applications. The first 
publication related to this work, which was in the proceedings of the MAPLD'OO conference [91], 
reported for the first time SoPC design based on the LEON processor core for space applications. 
That publication is widely quoted by the space electronics community (e. g. L. Fanucci, 
MAPLD'03 paper, Italy National Research Council) and subsequently gave rise to similar 
developments elsewhere. In addition, the co-author of this paper, Jiri Gaisler, is one of the leaders 
in the field of soft IP core based microprocessor design. The publication in the proceedings of the 
IAF congress in 2001 [170] suggested for the first time that a reconfigurable system-on-a-chip can 
be very advantageous to small satellite on-board computer systems allowing to perform on-board 
hardware bug fixes, hardware updates, reduce the size and also it can be used for a generic circuit 
board design. It has also been quoted widely including by publications of the European Space 
Agency (ESA) (e. g. S. Habinc, ESA Feasibility Report, 2002). 
The results of the thesis are published in 3 conference papers and 1 journal paper as below: 
0 H. Tiggeler, T. Vladimirova, D. Zheng, J. Gaisler. Experiences Designing a System-on-a-chip 
for Small Satellite Data Processing and Control - Proceedings of 3rd International Conference 
on Military and Aerospace Applications of Programmable Devices and Technologies 
(MAPLD'2000), P-20, September 2000, Laurel, Maryland, US, NASA. 
" D. Zheng, T. Vladimirova, H. Tiggeler, M. N. Sweeting. Reconfigurable Single-Chip On-Board 
Computer for a Small Satellite - 52nd International Astronautical Congress, Toulouse, France 
- October 1-5,2001, IAF-01-U3.09. 
" D. Zheng, T. Vladimirova, M. N. Sweeting. "A CCSDS-Based Communication System for a 
Single Chip On-Board Computer", Proceedings of the 5th Military and Aerospace 
Applications of Programmable Devices and Technologies International Conference 
(MAPLD'2002), D-5, September 2002, Laurel, Maryland, US, NASA. 
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0 D. Zheng, T. Vladimirova. "Application of Programmable System-on-a-Chip for Small 
Satellite Computers", Journal for Chinese Space Science and Technology, Vol. 24, No. 1, pp. 
37-44, February, 2004, Chinese Academy of Space Technology (CAST) (Chinese standard 
journal number: ISSN1000-758X, overseas publish journal number: BMI 137) (in Chinese). 
The main contributions of this work are as the following: 
" The concept of a generic reconfigurable platform for on-board computing has been proposed 
with the following novel features: 
¢ Miniaturised and flexible at the same time; 
¢ Based on a standard 32-bit RISC architecture; 
¢ Easily customisable for use in different subsystems on-board; 
¢ Partially run-time reconfiguration in space; 
¢ Low cost alternative to ASIC-based single-board computers. 
9 Proof of concept SoC-OBC design has been developed: 
¢ Low-cost solution based on soft IP cores; 
¢ Modular architecture; 
¢ Equipped with a Consultative-Committee-for-Space-Data-System (CCSDS) 
TeleCommand (TC) and TeLeMetry (TLM) software communication system. 
0 Methodology for remote partial run-time reconfiguration in space using the XILINX Virtex 
FPGAs has been specified and demonstrated. The feasibility of the remote partial RTR using 
the JBits design environment has been verified. 
0A basic scheme for end-to-end partial RTR has been proposed and specified. 
0A client-sever scheme for network-based partial RTR has been proposed and verified with 
proof-of-concept experimental work. 
0A 3-tier client-server scheme for multiple-access Object Oriented Programming (OOP) based 
partial RTR using the CORBA architecture has been proposed. An extended JBits model with 
CORBA has been developed. 
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1.4 Outline of Thesis 
Chapter 2 of the thesis reviews small satellite OBC systems and reconfigurable computing 
technologies. First, basic classification of small satellite OBCs is given with features and examples, 
including microprocessors, on-board data interfaces and software systems. Then system-on-a-chip 
technology applied on-board computing is reviewed. After that, general concepts and architectures 
of reconfigurable computing are introduced and related applications are detailed. Next, the 
requirement and advantages of RC for small satellites are discussed. The state-of-the-art in RC on- 
board applications are compared for several aspects. 
At first, the Chapter 3 gives the general overview of the generic reconfigurable system-on-a-chip 
computing platform for on-board application. Next, the reasons for choosing the QPro Virtex 
family FPGAs as the target of RC technology for the system-on-a-chip platform are discussed. The 
radiation characteristics of the Virtex series FPGAs are given. Then the architecture of the Virtex 
series FPGAs is illustrated. The principle of the Virtex FPGA configuration and readback is 
introduced. At last, the mitigation techniques for cancelling off the effect of SEUs on the Virtex 
family FPGAs in space are shown. 
The development of a system-on-a-chip platform intended for reducing the mass, size and power 
of OBCs is presented in chapter 4. In this chapter, the FPGA-based SoC solution for small satellite 
OBC is proposed. Next, the establishment of the SoC-OBC platform based-on the SSTL OBC386 
is described and demonstrated. Then, the chapter focus on the implementation of the subset of 
SoC-OBC including implementing the microprocessor IP core and integrating the peripheral cores 
with the microprocessor core including the Controller Area Network (CAN) IP core and the Error 
Detection and Correction (EDAC) IP core. Experimental results are presented and explained. 
Following this, the implementation of a software based CCSDS communication system on the 
SoC-OBC is presented and the experimental results are illustrated. 
Chapter 5 discusses the design methodology of the partial run-time reconfiguration for the SoC- 
OBC. The CAD tools for the partial run-time reconfiguration of the Virtex FPGAs are compared. 
Consequently, the design flow for the partial run-time reconfiguration of the SoC-OBC platform is 
proposed. Following this, three schemes have been proposed for small satellite SoC-OBC Run- 
Time Reconfiguration - the basic scheme, the client-server scheme and the client-server with 
CORBA (Common Object Request Broker Architecture) scheme. The necessary design 
requirements and the simulation plans are discussed and presented. 
In Chapter 6, the implementation of the partial run-time reconfiguration is shown and reported by 
using an experimental circuit as the case study. The design flow proposed in Chapter 5 is verified 
in this chapter. The proof-of-the-concept experiments are presented showing the feasibility of the 
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two schemes. The remote partial run-time reconfiguration is accomplished with the JBits 
Application Programming Interfaces (APIs). 
General conclusions drawn from the previous chapters, together with a summary of the original 
contributions are presented in Chapter 7. Future work, including possible extensions on the work 
presented in this thesis is described as well in the same chapter. In Appendices, some experiment 
results are present and related information about the previous chapters are provided. 
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Chapter 2 
Literature Review 
2.0 Introduction 
In this chapter, two main aspects are reviewed: small satellite on board computers and 
reconfigurable computing. The chapter is organised as follows: in Section 2.1, satellite on-board 
data computers are introduced. The evolution of the small satellite on-board computers as well as 
on-board interfaces and software systems are reviewed. Major emphasis is given to the OBCs 
classification and comparison. Then the SoC technology and its application to on-board computing 
are discussed in Section 2.2. Section 2.3 looks at various aspects of the reconfigurable computing 
in general. Then the RC technology for satellites is examined with respect to space discussing 
advantages, history and applications. 
2.1 On-Board Computers for Small Satellites 
We believe that on-board computers for small satellites can be viewed as a separate class, due to 
the specifics of the small satellite design aimed at operation in the hostile environment of space 
and satisfying a varying set of mission requirements. This section presents the results of an 
investigation into the literature on on-board computing for small satellites. It was discovered that 
this area is not well represented in the literature, since there are no review papers and dedicated 
systematic studies. Also on many occasions it has proven difficult to find detailed information 
regarding particular missions due to lack of published details. 
2.1.1 Satellite On-Board Data Handling 
The OBDH system is an important sub-system of a small satellite. It is also called Command and 
Data Handling (C&DH) system, due to the two major functions that early OBDH systems 
performed: "It receives, validates, decodes, and distributes commands to other systems and gathers, 
processes, and formats housekeeping and mission data for downlink or used by an OBC"[ 5 ]. 
Figure 2.1 shows a typical command decoder diagram. A command decoder receives commands 
from uplink transponders, an OBC or a hardline test interface which is not active during flight. The 
functions of a command decoder consist of source arbitration, message validation, message 
decoding and command output determination. Once received commands are validated and decoded, 
the command decoder decides their output types as discrete or serial. Two counters are used to 
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record the number of executed commands and rejected commands respectively. Figure 2.2 
represents a typical data handling unit. All input data are digital format after passing through the 
converter and organised to a serial continuous stream for downlink. An OBC may also send its 
request to the data handling unit for processing the input and returning telemetry data. 
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Figure 2.1 Command Decoder Block Diagram [5] 
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Figure 2.2 Data Handling Block Diagram [5] 
However, nowadays, OBDH is more than just processing of command and telemetry. An 
integrated OBDH can combine command, telemetry, flight processing, communication and 
attitude control into one system and in many missions extends to comprise elements of the payload 
experiment. Figure 2.3 summarises the main functions of an OBDH subsystem, including 
Command 
Outputs 
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monitoring spacecraft functions, payload support, attitude control, data logging, processing system 
backup, communications support, etc. 
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olOperation 
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ransm t Backup Operation 
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Figure 2.3 OBDH Function Tree [6] 
Several factors are taken into consideration when designing an OBDH subsystem (such as 
selecting the OBC or other parts for use on the satellite). These factors include temperature range, 
power consumption, reliability, weight and radiation tolerance. "The more systems a spacecraft 
has, the more monitoring and configuration capability is required. Reliability concerns alone may 
double the hardware's size. "[5] 
It can be seen from the block diagrams in Figure 2.1 and Figure 2.2 that the OBC is the kernel of 
an OBDH subsystem. The OBC behaves as a communication hub between all other modules and 
the various ground stations. In addition to using the SRAM as a flexible storage area for the small 
satellite payloads generating data, the OBC has made it possible for these small satellites to 
support a wide range of other mission profiles without significant deviation from the standard 
design. 
2.1.2 Outline of On-Board Computing 
The computer system, which supports a satellite mission, contains computers on-board and on 
ground. On-board the spacecraft, computers have become an integral part of the overall system, as 
well as being part of most subsystems, which contain elements of a computer system shown in 
Figure 2.4. The main function of the OBC is to control the operation of the satellite. The evolution 
of OBCs is related to the development of microprocessors and relevant microelectronics 
technology. For example, the number of Centre Processing Units (CPUs) used on SSTL satellite 
missions increased from 3 on UoSAT1 in 1981 to 25 on TMSAT in 1997, which grew 7 times in 
16 years (as shown in Figure 2.5). 
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Figure 2.4 On-Board Computer Systems Break Traditional Subsystem Boundaries [5] 
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Figure 2.5 CPUs per Satellite on SSTL Missions [7] 
Generally, from a hardware point of view, an OBC contains a CPU, memory and a rich set of 
input/output (I/O) peripherals devices. With the different design requirement, the typical peripheral 
blocks of an OBC may be the subset of the followings: Analogue-to-Digital Converter (ADC), 
interrupt controller, watchdog timer, sync/async point-to-point serial I/O (e. g. RS-422/485, HDLC, 
FireWire), Direct Memory Access (DMA) control, parallel I/O, direct access for test and control 
(e. g. PCI, VME, JTAG), memory management interface (e. g. dynamic memory refresh control, 
mass storage interface), data bus interface (e. g. CAN, MIL-STD-1553/1773, Ethernet) and specific 
interface (e. g. EDAC, triple module redundancy). The data Random Access Memory (RAM) 
stores executable program code and does not retain information after the power is turned off. 
EDAC and Triple Module Redundancy (TMR) circuits are dedicated to protect memory from 
single event upsets in space environment. With the Hamming code, EDAC can correct a single bit 
error in a word when it reads that word [5]. The operation of the EDAC circuit is transparent to the 
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processor. Combined with the EDAC circuit, a scrubbing program normally is executed to reading 
and writing back on successive memory locations. Another method against radiation-induced 
faults is TMR, by which the voting of output results is performed so that the system can be on 
continuous operation when a fault occurs. Programmable Read Only Memory (PROM) provides 
non-volatile storage, which can retain firmware for critical processes such as initialisation or 
contingency operation. Mass memory has been used on-board for vast data storage (e. g. 16Gbit on 
PARASOL [8], 8Gbit on DEMETER [9]). SSTL has developed a general-purpose data recording 
device for space application - MPC8260 Solid State Data Recorder (SSDR) [48] which can store 
0.5 or 1 GBytes of payload data on-board. The data recorder has been used on the Disaster 
Monitoring Constellation. 
Four main data architectures are used at the on-board computer system level, e. g. centralised 
architecture, ring architecture, federated bus architecture and distributed bus architecture [5]. 
High-level interface standards are employed to support the communication. 
Figure 2.6 illustrates SSTL OBC386 as an example for on-board computers. The OBC386 is a 
general-purpose computer for Low Earth Orbit (LEO) [10]. It is based on Intel 386EX processor 
with 387SL co-processor, 4 Mbytes TMR EDAC-protected program RAM, 32 Kbytes Erasable 
PROM (EPROM) for the firmware bootloader and 128 Mbytes RAMDISK for mass storage. As 
shown in Figure 2.6, the OBC386 uses two Zilog 16C35 chips which combine the serial 
communications controller and DMA channels. Each 16C35 chip has a dual-channel which is 
independently programmed to handle synchronous bit-oriented protocol - HDLC. 16C35 has the 
function as serial-to-parallel and parallel-to-serial data converter. Other peripheral blocks include 
CAN controller, Ethernet controller and Synchronous Extension Bus (SEB) controller. The 
features of the OBC386 are summarised in Table 2.1 from SSTL OBC386 datasheet. 
Table 2.1 SSTL OBC386 Specification 
Processor Intel 386EX 
Co-Processor 387SL 
" 4 Mbytes EDAC memory (via TMR) 
Memory " 32 Kbytes EPROM 
" 128 Mbytes ramdisk - Mass Storage (Software Reed-Solomon EDAC Protected) 
" CAN controller 
" Serial communications controller -4 high speed serial links 
Other " 10 Mbps Ethernet 
Peripherals " DMA controller 
" Synchronous Expansion Bus (SEB) controller 
" TMR EDAC circuit 
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2.1.3 Classification of Small Satellite On-Board Computers 
As a result of the investigation of the literature it has been found that although small satellites have 
emerged in the last two decades on the spacecraft road map, they have already undergone a 
significant evolution process, which fully applies to the on-board computers flown on those 
missions. 
This section aims to provide a historical perspective on small satellite OBCs. An attempt has been 
made to present as full picture as possible of the OBC evolution despite the fact that it has proven 
very difficult to obtain details about particular OBCs due to lack of published materials. 
Small satellite OBCs can be classified into the following five groups: 
" Group 1: based on 8-bit processors 
0 Group 2: based on processors compatible with the MIL-STD-1750A standard 
0 Group 3: based on computers from the Intel the 80x86 family 
0 Group 4: based on 32-bit or 64-bit RISC processors 
" Group 5: based on application specific chips or proprietary systems 
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The rest of this section provides description of each of the groups listed above. Characteristics of 
representative on-board computers for past and present small satellite missions are detailed in 
Table 2.2. 
OBCs Based on 8-bit Processors 
This group of OBCs is based on 8-bit microprocessors. Phase-3-C and UoSAT1 use the 1802 
processor for their OBC. The 1802 processor is an 8-bit Complementary Metal-Oxide- 
Semiconductor (CMOS) processor with a 64 Kbytes address space that was developed by RCA in 
1974. Phase-3-C had 32 Kbytes of memory while UoSAT1 had 48 Kbytes of memory associated 
with the 1802 processor. The 1802 processors are long obsolete, and the rad-hard versions would 
no longer be obtainable [11 ]. 
OBCs Based on the MIL-STD-1750A Architecture 
The MIL-STD-1750A architecture is an instruction set that was originally developed for the 
United States Air Force for use on their 16-bit computers. 
The Space Technology Research Vehicles (STRVs) [12] are a series of British satellites that carry 
and test advanced space technologies. STRV 1a and lb - use dual redundant MAS 281 MIL-STD 
1750 microprocessors. The MAS 281 is a UK-manufactured radiation tolerant processor that uses 
silicon on sapphire technology. 
MightySat II [13] is a satellite bus developed by the United State Air Force to perform technology 
demonstration missions. MightySat II uses a 1750A processor. 
OBCs Based on the Intel 80x86 Architecture 
The Intel 80x86 Instruction Set Architecture (ISA) may be the most pervasive today. 
8086 is a 16-bit Intel processor that was introduced in June 1978. An enhanced 8086 CPU running 
at 2.5 MHz is used in the C&DH subsystem of MightySat 1 [14]. ALEXIS [15], is another satellite 
that used 8086-based OBC. 
The 80386EX model includes the memory management features of the baseline 80386, and adds 
an interrupt controller, a watchdog timer, sync/async serial UO, DMA control, parallel I/O and 
dynamic memory refresh control. 
A. SSTL On-Board Computers Based on Intel 80x86 
SSTL developed their OBDH system during the development of the UoSat series of micro- 
satellites. It consisted of a main 80186 OBC, telemetry system, command system as well as a 
secondary 80188 computer and a CAN, which allows inter-processor communications. 
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The SSTL main 80186 OBC is based on the computer that was carried as part of an experiment on 
UoSat-3. The used 80186 processor is a highly integrated 16-bit microcontroller that was 
developed from the 8086 processor by adding on-chip DMA and interrupt controllers, a timer and 
other peripherals. 
The OBC 188 is a fully functional on-board computer with the same specification as the OBC 186 
and 16 Mbytes of EDAC protected RAM but realised in a half board, surface mounted version. 
The SSTL OBC386 has a similar system configuration; this enables both OBCs to carry out the 
housekeeping and payload tasks [16]. A need for floating-point calculations, faster operations and 
increased data storage were the major drivers for the development of the OBC 386. 
B. Other OBCs Based on Intel 80x86 
Other examples of Intel 80x86 based OBCs include CATSAT OBC [ 17], Spanish MiniSat-01 OBC 
[18] and Transition Region and Coronal Explorer (TRACE) [19]. 
OBCs Based on 32-bit or 64-bit RISC Processors 
Due to the rapid advances in microelectronics, OBC entered into the next generation, based on 
RISC microprocessors and embedded computing systems with FPGAs and ASICs becoming more 
popular. RISC processors, in general, perform faster than the equivalent complex instruction set 
processor and they use simpler hardware. Therefore, a given performance can be achieved in a 
smaller and lighter package by using a RISC processor. In addition, VLSI implementation using 
CMOS technological processes reduces the power consumption of the processor. 
Table 2.2 gives details of some small satellite OBCs based on RISC microprocessors. These RISC 
microprocessors belong to following families MIPS (RS 3000 and R3081), PowerPC (RAD6000) 
and SPARC (ERC32), which have been adapted from commercial products for space use. 
OBCs Based on Application Specific Chips or Proprietary Systems 
The SeaStar OBC has three radiation-tolerant 68302 microprocessors and nine RS-422 serial ports 
with handshakes. The SAPPHIRE OBC uses the Motorola 68332 processor, a Universal 
Asynchronous Receiver Transmitter (UART) for serial communication with other on-board 
devices and a time processor unit. SACI-1 is the first Brazilian microsatellite and uses three 
processing units based on the T805 transputer. More details are listed in Table 2.2. 
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Chapter 2 Literature Review 
2.1.4 Commercial-Off-The-Shelf On-Board Computers 
Early on-board computers were generally custom designs, but cost and performance issues have 
driven the development of variants of commercial chips. From 1990's, COTS components have 
become the main trend and processors are derived from commercial products instead of custom, 
proprietary architectures. The advantage of a rad-hard version of a commercial chipset is the 
ability to use the existing set of software tools, applications, and development environments. 
Space COTS RISC processors in recent and planned missions include RAD6000, RH32, 
Honeywell's Rad-Hard PowerPC (RHPPC), Lockheed's RAD750 and ESA's ERC32. Commercial 
RISC microprocessors (e. g. StrongARM SA-1100, Intel PXA255) are also used for Small satellites 
because of high speed and low power (shown in Table 2.3). The Intel PXA255 [40] is a 32-bit 
RISC processor that combines the efficiency of the Intel design with the ARM v. 5TE instruction 
set architecture. 
Table 2.3 Commercially Available OBCs 
Family Supplier ISA Word Radiation Perform Frequency Connectivity 
Length Hardness ances (MHz) 
(Bits) (krad) (MIPS) 
L-M 
RAD 6000 
RS 6000 32 100 10 to 20 N/A 
PCI 
Firmware 
Loral VME 
PowerPC 
Federal 
stems S 
RS 6000 32 N/A 322 5 303 
RS-232 
y RS-422/485 
MOPS6000 
Honeywell PowerPC 32 500 222 133 
1553 
RHPPC 603e RS-422/485 
Lockheed PowerPC 32 200 300 166 N/A 
Martin 750 
1553B 
MIPS 
Honeywell R3000 32 1000 10 to 20 N/A RS422 32 RS-232 
ARM SA-1100 32 N/A 20 N/A N/A 
ARM 
Intel 
Intel tel 32 N/A N/A Up to 400 N/A 
P 
ESA SPARC 32 50 10 10 N/A 
ERC32, V7 
SPARC 
ESA SPARC 32 300 25 35 N/A 
TSC695E V7 
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2.1.5 On-Board Data Interfaces 
At present, relatively few interface standards enjoy acceptance by the space community. This, in 
large part, is due to the attitude that each space mission requires an optimal solution for each 
interface. Figure 2.7 shows an example of the on-board segment. The on-board equipment and 
systems (e. g. CDMU, GNC, OBC, CCU) are interconnected by making use of different interfaces 
or standards for powering, communication, monitoring and exchanging of data. Interface between 
on board components is usually provided by point-to-point (serial) connections, or master-slave 
bus architecture. This section discusses the existing interface standards for on board connectivity 
and networking. 
To Spacelink 
Essential 
Sensors 
Centrally 
Connected 
Sensors 
Communication System 
Transmitter Receiver 
Encoder II Decoder 
Carrier Data Management Unit (CDMU) 
Guidance, Navigation and Control (GNC) 
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High Rate 
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Actuators 
Non-Intelligent 
Remote Terminal 
Sensors and 
Actuators 
From 
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Sensors 
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Connected 
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Figure 2.7 On Board Interfaces [41 ] 
The MIL-STD-1553B and the MIL-STD-1773 serial cable busses are the only moderately high- 
level interface standards in wide use on spacecraft. Additionally, VMEbus is gaining some 
acceptance as a low-cost, parallel back-plane bus [42]. The RS-232, RS-422, and RS-485 
standards are often used for signalling. Very popular on-board buses for small satellites are Mil- 
Sd-1553, CAN, IEEE- 13 55/Spacewire and IEEE-1394 (FireWire). 
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Among the above standards, FireWire and SpaceWire use LVDS technology. LVDS is short for 
Low Voltage Differential Signal and it is a differential interconnectivity standard which uses a low 
voltage swing of approximately 350 mV. LVDS provides higher transmission speeds, smaller 
signal swings, lower power consumption, and less electro-magnetic interference than single-ended 
signalling and high voltage differential signalling [43]. Therefore, in theory, the interface standard 
using LVDS has the lower consumption than the interface standard without using LVDS at the 
same transmission speed. However, power consumption is also associated with component 
fabrication. The COTS components have the lower power consumption compared with the 
radiation-tolerant solution. For example, the COTS CAN pController used by SSTL consumes 
0.20W nominally and 0.75W maximum [103]. If the SEU-tolerant and latch-up immune CAN chip 
were used, the estimated power would be 1W. In addition, the components from the different 
vendors have the various power consumption rates for the same interface standard. 
Table 2.4 gives comparison of typical interface standards on-board small satellites. 
Table 2.4 On Board Interface Standards for Small Satellites 
Standard Topology Baud Rate Status (In Flight) 
MIL-STD-1553B/1773 Bus Up to 1 Mbps Common Use 
RS-422 Star Up to 10 Mbps Common Use 
RS-485 Bus Up to 10 Mbps Common Use 
CAN Bus 1 Mbps Common Use 
FireWire/IEEE-1394 Bus 100 Mbps, 200 Mbps, 400 Mbps Experimental 
Spacewire/IEEE-1355 Star 155-200 Mbps Experimental 
Ethernet Star, Bus 100 Mbps Experimental 
The avionics bus MIL-STD-1553 and its optical derivative 1773 are commonly used on spacecraft 
for connections between components. The bus architecture has a single master with multiple slaves, 
and uses dual-redundant transformer-coupled buses. This technology has an extensive experience 
on avionics and space applications. 
IEEE-1355/SpaceWire standard [44] is a suitable solution for implementing high-speed digital 
serial links for on-board data handling application. SpaceWire is a network for space applications 
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composed of nodes and routers interconnected through bi-directional high-speed digital serial links 
using cable media. The physical interface is point-to-point serial interface. 
IEEE-1394/FireWire [45] is a high-speed serial bus standard developed for consumer electronic 
systems. FireWire is therefore easy to use and to configure, but is more complex than Space Wire, 
which has low latency, higher scalability, and accommodates reliability and fault tolerance 
features. FireWire is a master-slave bus. A tree or daisy chain is required for the connectivity. 
Since FireWire and Space Wire are aimed at different applications, they also have different 
specifications. FireWire devices in military-grade only (but not in radiation tolerant grade) are 
available now. In addition, FireWire connectors are not suitable for space applications. 
SpaceWire and FireWire address different markets. SpaceWire does not intend to compete in the 
commercial market. Conversely, SpaceWire has a competitive advantage in harsh environments 
and support fault tolerance. 
RS-422/485 is a well-proven serial-link in differential technology for space. It is, however, only 
specified up to the physical layer and cannot deliver more than 10 Mbps. Usually, a synchronous 
serial protocol such as High Level Data Link control (HDLC) is imposed over RS-422. RS-485 is 
an upgraded version of the RS-422 protocol 
CAN is a bus (multi-master) architecture, which assures that any node can have access to the bus 
for transmission of messages. It is a serial protocol, with data rates up to 1 Mbps. It implements 
distributed real time control and multiplexing. The CAN protocol uses the Data Link Layer and the 
Physical Layer of the 7-layer ISO networking model. 
Ethernet is widely used in office and enterprise environments, but not commonly in space. It 
provides network access using carrier sense multiple accesses with collision detection as a strategy. 
Ethernet can be run across a variety of media, including optical fibre, to gigabit speeds. 
Table 2.5 shows the typical examples of small satellite OBCs and interfaces. 
Table 2.5 Typical Examples of Small Satellite OBCs and Interfaces 
Manufacture Platform Microprocessor I/O Bus CCSDS 
SSTL Minisat400 803 86EX CAN 
PicoStar 80C186 RS-422 
O bit l 
Ministar 80C86 1553 RS-422 
r a 
LeoStar 80C186 1553 RS-422 
MicroStar 68302 RS-422 RS-485 
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Manufacture Platform Microprocessor UO Bus CCSDS 
SSTI RS-3000 1553 RS-422 
TRW STEP-E RHC-3001 1553 RS-422 
T100 80C86 RS-232 
Spectrum SA-200HP 
32 Bit RISC 
Processor 
1553 RS-422 
2.1.6 On-Board Software Systems 
Nowadays, small satellite projects involve complex embedded software, written in Ada or C 
language. C compilers do not provide real time kernels and Ada cross compilers do not always 
offer the services and performances that embedded applications require. Software for on-board 
processing is a major part of on-board design. It falls into four principal classes: control system 
software, system management software, mission-data software and operating system software [6]. 
The development of the small satellite platform has provided an opportunity to use multiple OBCs 
connected over a local area network. The diverse on-board requirements (power consumption, 
mass and volume etc. ) lead to multiple hardware solutions with serious implications for the system 
software. Software reuse across the different missions is essential to keep the costs under control. 
In order to reuse software on different hardware some form of abstraction is required. 
A real-time Operating System (OS) is generally used on-board for managing, scheduling and 
supporting the communication between tasks: it is the core of the embedded data processing 
system. Apart from providing multitasking and some basic services, an operating system is also a 
layer between hardware and software. It can provide a common interface for application software. 
The use of an operating system improves the development because it handles hard processing with 
simple mechanisms, shortens the development, scheduled period and ensures greater independence 
between application and processor. Today, the operating systems used are often specific and 
adapted to the processors involved in the projects. 
The Centre National d'Etudes Spatiales (CNES) conducted a research and development study in 
order to assess the capabilities of commercial operating system by implementing VxWorks on an 
ERC32-based board under the Tornado development environment [46]. It is concluded from this 
research that the Tornado environment and the VxWorks operating system satisfy the requirements 
and criteria of most real-time applications. VxWorks is in use in several other satellite missions 
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shown in Table 2.2 and NASA's Mars Exploration Rover (MER) mission [47] uses the VxWorks 
operating system running on a PowerPC platform. 
The first operating system used on a SSTL small satellite was SCOS, which stands for "Spacecraft 
Operating System". Since that time SCOS has been used on more than 26 micro and mini-satellites 
and is still the preferred choice for 186 based on-board computers. However, the i386 and other 
32-bit processor provide additional multitasking and memory management functions, which 
enhance individual task integrity and protection. These functions are currently not supported by 
SCOS. Therefore, subsequently QNX was selected as the OS on SSTL satellites since it meets 
most of the above requirements. It is a well-developed commercially available real-time operating 
system for the i386 (recently support has been added for the PowerPC and MIPS family of 
processors). It runs in protected mode so it has a full 32-bit address space and takes advantage of 
the memory protection mechanism in the i386. QNX provides a fast, POSIX compatible platform 
that supports its exiting applications. However, at present QNX does not support the interested 
processors for the next generation of OBCs (ERC-32 and ARM). RTEMS is chosen as another 
COTS operating system for SSTL satellites and has been used on the Disaster Monitoring 
Constellation - with the first spacecraft (A1SAT-1) launched in late 2002 [48]. 
2.2 System-on-a-Chip Technology 
In the future OBCs will be based on advanced system-level integration technologies. The system- 
on-a-chip technology is one of the options. The term "system-on-a-chip" defines both a product 
and a process [49]. As a product, SoC defines specific, targeted applications and contains an entire 
system. Every SoC product includes embedded software and will typically include processors to 
control the system, embedded memory to store the system program and data, communication 
peripherals for interaction with other systems, and analogue interfaces to the real world. As a 
process, SoC defines system requirements that are modelled, analysed, and partitioned into 
hardware and software specifications for design and implementation. 
SoC solutions, which integrate multiple subsystem functions onto a single integrated chip, are of 
strategic importance to small satellite OBCs. One of the objectives of the NASA's deep space 
system program X2000's is to develop SoC technology for future flight projects [50]. Figure 2.8 
shows X2000's initial systems-on-a-chip long-term vision schematically. It consists of on-board 
computing (CPU), non-volatile and volatile storage (Mass Storage), RF communication (COM), 
Power Management And Distribution (PMAD) for low-power architectures and on-board Active 
Pixel Sensing (APS) in one chip. The COM module provides the RF communication front end and 
its major components include single-pole double-throw switches, diplexer and solid-state power 
amplifier [52]. Figure 2.8 also shows some target technologies in time for second avionics system 
27 
Chapter- 2 Literature Review 
delivery (2003)[51], which are related to on-board computer. The systems-on-a-chip design will 
utilize the technologies for second and third deliveries [52]. 
C OM 
19 Eel 
i Mass' -L`- 
1-4 
" Micro-controller: 32-bit core 
" SRAM: 16Mbit 
" DRAM: 64-256 Mbit 
" Flash: 256 Mbit 
" Local bus: PCI 
" High Speed Bus: 1 Gbps X-bar Switches 
" Low Power Utility Bus: 12C 
" Test bus: IEEE 1149.1/5 JTAG 
Figure 2.8 System-on-a-Chip Concept of X2000 [51][52] 
IP cores are the critical building blocks required to achieve SoC designs. IP cores can be divided 
into three classes: soft, hard and firm cores [53]. Soft IP cores are generally offered in a 
synthesisable Register Transfer Logic (RTL) description, which makes them inherently process- 
portable. However, the disadvantage of the soft IP format is that it is inconvenient to re-use. Soft 
IP cores must be re-implemented for each new SoC design. Re-implementation requires that the 
design go through another iterative process of synthesis, floor planning, placement, routing, and 
back-end verification for each use. FPGA vendors provide their own soft IP cores, e. g. the Nios 
embedded 16-bit RISC-based processor core from Altera, the MicroBlaze'"' 32-bit soft processor 
from Xilinx, etc. Firm cores are reusable blocks that have been optimised structurally and 
topologically for performance and area through floorplanning and placement. In comparison to 
soft IP cores, firm cores are less flexible and mostly dependent on a specific target technology. 
However, firm cores have higher performance and more reliability than soft cores. Hard IP cores 
are physically implemented blocks, which are faster and simpler to use, and re-use, in a SoC 
design. Optimised for area and speed, hard cores offer greater density and higher performance than 
soft cores. Xilinx has a hard IBM PowerPC 405 hard processor core embedded into the Virtex II 
Pro and Virtex 4 FX series FPGAs. The disadvantage of hard IP cores is that they are less flexible 
than soft cores; once implemented in a specific target technology, a hard core is "locked" into that 
silicon process and foundry. Consequently, hard IP cores are least flexible and heavily dependent 
on the technology. 
From the mid-1990's, silicon process technology evolves at an accelerated pace - from 0.35µm in 
1997 to 65nin in 2004, which enables the full potential for system-on-a-chip integration. In the 
past, only ASICs were used to implement SoC designs, which can integrate analogue and digital 
functions into single Integrated Circuit (IC). FPGAs have been used to absorb glue logic, perform 
signal processing, and even to prototype ASICs SoC. Now with the advent of large, fast, FPGAs, 
such as Xilinx Virtex series, Virtex II and Virtex 4, it is practical and cost-effective to ship volume 
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embedded systems in a single FPGA plus off-chip RAM and ROM - the FPGA implements all of 
the system logic including a processor core. Virtex II is up to 8M system gates and Virtex 4 FX 
series can contain two embedded hard PowerPC processor cores [54]. 
The increasing number of available gates on silicon and the availability of reusable IP cores make 
it possible to increase the functionality of a single device moving away from traditional 
components to more advanced and complex systems. Table 2.6 lists the cores developed by the 
ESA for space applications which are summarised from reference [ 55 ]. There are some 
organizations, which support development and distribution of free IP cores, such as OPENCORES 
[56]. 
Table 2.6 Soft IP Cores Developed by ESA 
IP cores Description Name 
CCSDS Packet Telemetry Encoder PTME 
CCSDS Packet Telecommand Decoder with AMBA interface PTCD 
CCSDS Unsegmented Code CUC 
CCSDS CCSDS Time Manager CTM 
CCSDS packet telecommand decoder 
Command Pulse Distribution Module (CPDM) 
Command Pulse Distribution Selector (CSEL) 
PDEC 
PCI 32-bit, 33 MHz, Master/Target, Host/Satellite core 
ESA PCI core 
Buses/ 
ECSS-E-50-12 SpaceWire Encoder/Decoder with FIFOs* 
(for Xilinx Virtex-E technology) and AMBA AHB interfaces 
SPW-AMBA 
Interfaces ECSS-E-50-12 SpaceWire Encoder/Decoder SPWb 
CAN HurriCANe 
ERC32 VMEbus Interface EV132 
Mil-Std-1553 (Only available for ESA internal use) 1553 
8032/8052 Microcontroller 
Processor 
SPARC V8 LEON 
EDAC Encoders/Decoders EDAC 
Others 
Wavelet Image Compression (lossy and lossless) WIC 
*Note: FIFO - First In First Out 
The LEON highlighted in Table 2.7 is a synthesisable processor core written in Very high-speed- 
integrated-circuit Hardware Description Language (VHDL) which is based on the SPARC V8 
architecture. In October 1999, the first version of LEON I VHDL model version 1.0 was released. 
Up to the date, Gaisler Research has released the LEON3 with an improved pipeline and multi- 
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processor support. From the LEON2, the processor has two versions: standard and fault-tolerant 
(LEON2FT) in which flip-flops are protected by TMR and all internal and external memories are 
protected by EDAC or parity bits. In this project, the standard version of the LEON processor is 
chosen as the proof-of-concept case study in that it is free in full source code. The more details of 
the LEON processor will be discussed in Chapter 3. 
2.3 Reconfigurable Computing 
2.3.1 Introduction 
The main characteristic of RC systems is the presence of hardware, the structure of which can be 
reconfigured for the purpose of changing the functionality realised by that hardware. RC systems 
join microprocessors and programmable hardware in order to take advantage of the combined 
strengths of hardware and software [57]. 
Although the basic concept was proposed in the 1960s, RC has only recently become feasible as a 
result of the availability of high-density programmable logic devices. The hardware structure of 
these devices is flexible and can be reconfigured, which is not possible to be done with ASICs. 
ASICs are very fast and efficient however, after fabrication the circuit cannot be altered. 
Microprocessor ASICs are a far more flexible solution. Processors execute a set of instructions to 
perform a computation. By changing the software, the functionality of the system is changed 
without changing the hardware. However, the downside of this flexibility is that the performance 
suffers. Reconfigurable computing is intended to fill the gap between hardware and software, 
achieving potentially much higher performance than software, while maintaining a higher level of 
flexibility than hardware. 
An RC system is based on one or multiple SRAM-based FPGAs, which act as Reconfigurable 
Processing Units (RPUs), coupled to a computer. RPUs coupling to a host computer (shown in 
Figure 2.9) can accelerate some computationally intensive tasks. 
Figure 2.9 A Typical Reconfigurable Computing System 
The use of reconfigurable hardware makes it possible to couple the host computer with more 
flexible hardware resources, better adapted to the application under current execution, and with the 
possibility to adapt to new versions of an application. FPGAs may contain Configurable 
Logic 
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Blocks (CLBs), memory, clock resources, Input-Output Blocks (IOBs), programmable routing, 
digital signal processing slices (e. g. multiplier, adder and subtracter) and configuration circuitry. 
The logic within FPGAs can be changed if or when it is necessary. Run-time partial 
reconfiguration allows the hardware to change in response to the demands while the system is 
running. That is to say that the FPGA can act as an execution engine for a variety of different 
hardware functions - some executing in parallel, others in serial [58]. 
2.3.2 Reconfigurable Computing Architectures 
Architectures used in RC systems are summarised in [58]. The type of coupling of the RPUs to the 
existing computing system can be classified into one of the four groups listed below. 
0 RPUs coupled to the I/O bus of the host (Figure 2.1 Oa). 
0 RPUs coupled to the local bus of the host (Figure 2.1 Ob) 
" RPUs coupled like co-processors (such as the REMARC - Reconfigurable Multimedia Array 
Coprocessor - [59]) (Figure 2.1 Oc) 
" RPUs acting like an extended data-path of the processor (such as the OneChip [60], the 
PRISC - Programmable Reduced Instruction Set Computer - [61], and the Chimaera [62] 
(Figure 2.1Od); 
a) RPU coupled to the I/O system bus b) RPU coupled to the local bus 
CPU Memory 
LOCAL BUS 
c) RPU coupled to the CPU d) RPU integrated in the process chip 
Figure 2.10 Organisation of RC Systems with Respect to the Coupling of the RPU to the Host [58] 
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2.3.3 Applications of Reconfigurable Computing 
FPGAs and RC have been shown to accelerate a variety of applications. The application fields 
include: custom computing machines, database searching and sequence comparison, graphics, 
image processing, neural networks, radio, etc. Some examples of these applications are shown in 
Table 2.7. In these applications, reconfigurable computing has demonstrated the ability to 
outperform equivalent software or conventional implementations by factors of 10-1000. 
Table 2.7 Applications of Reconfigurable Computing 
Application 
Examples FPGAs 
Area 
Implementation of the Serpent encryption algorithm [63] 
Xilinx Virtex 
Custom XCV1000 
Computing 
Machines 
Engineering Applications on NASA's FPGA-based Hypercomputer Xilinx Virtex II 
[64] 6000 
Database 
Searching 
Database searching [65] CAL 1024 
Data Implementation of Lempel-Ziv (LZ) algorithm for data compression 
Compression technology on reconfigurable hardware [66] 
Xilinx 4036XLA 
Transitive closure of dynamic graphs [67] Xilinx XC6216 
Multimedia 
A reconfigurable platform (T-ReCS Gecko) for multimedia Xilinx Virtexll 
applications [68] 6000 
Neural Implementation of artificial neural network on a Fine-Grained FPGA Atmel AT6005 
Networks [69] 
Xilinx Virtex-Il 
Radio Software-Defined radio using partial reconfiguration of FPGAs [70] Pro 
Xilinx XC4010E 
Formula-specific Boolean satisfiability (SAT) solver circuits (71] FPGAs 
Other SRC-6e RC platform [72] Xilinx Virtex-II 
StarBridge Systems (SBS) - HyperComputer (HC-124) [73] Xilinx Virtex-II 
2.3.4 Space Applications of Reconfigurable Computing 
There are certain specific characteristics of satellite electronics, which have significant impact on 
avionics design. Some of them are listed below: 
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0 The space operating environment is significantly different from that encountered in terrestrial 
systems. The lack of atmospheric protection increases the incident radiation, which can inflict 
soft and hard circuit faults. 
S 
" 
" 
" 
Hardware faults cannot be repaired after launch. Backup systems are needed for mission- 
critical sub-systems. 
Faults are difficult to diagnose due to limited observability of system components. 
Design is a subject to severe power and weight limitations. 
LEO satellites might typically only be visible from a given tracking, telemetry and control 
ground station for four to six passes of 10 minutes each per day. The availability of bandwidth 
for downloading telemetry data and uploading control information is limited. 
Reconfigurable devices introduce to the hardware level, the flexibility for adaptation provided at 
the software level [74]. Therefore, the use of RC technology in space can provide a means to 
remove some of the restrictions listed above. In fact, the use of RC technology on-board spacecraft 
can provide numerous benefits. Design errors can be corrected after launch. Higher performance 
can be achieved than software based processing with increased speed at lower clock rates [77] 
because of the hardware level implementation. Design cost, board complexity and the number of 
components can be reduced using common hardware designs with the RPUs. System performance 
can be improved with updated hardware designs if in-orbit performance is unsatisfactory. 
While some impressive earthbound research applications have been developed, RC technology is 
still a relatively new field of study for space applications as shown in Figure 2.11. The first space 
test of reconfigurable computing is carried out on-board FedSat [75]. 
General Technical Path 
First First article The 4004 First PAL First FPGA From late 80's 
monolithic about microprocessor device introduced onwards: growing 
integrated programmable introduced by introduced by Xilinx in activity in 
circuit by logic arrays by Intel in 1971 by 1985 reconfigurable 
Jack Kilby in Sven Monolothic computing 
1959 Wahlstrom in Memories in 
1967 1978 
1950 1960 1970 1980 2000 
The FedSat high performance 
computing payload is the Reconfigurable 
world's first use of FPGA-Based SoC 
reconfigurable computing 1997 for Small Satellite 
technology in space 2000 Computer 
RC in Space Path 
Figure 2.11 Historical Background of Reconfigurable Computing 
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The functionality of the Adaptive Instrument Module (AIM), which is a payload on FedSat, can be 
changed on a case-by-case basis, using the so-called High Performance Computing (HPC) module 
[75], shown in Figure 2.12. For example, if the camera of the payload is to be used, the interface 
configuration, which processes that data is loaded; if the magnetometer or some other instrument is 
to be used, then the configuration for that is loaded. 
DSP Memory 
Processor 
L 
RAM/ROM Sensor 
Data 
H dli an ng 
1 System ' 
HPC Sensor 7 Module 
Interface - di R FPGAs S - 
k ý 
a o 
Circuits ensor T - == Link 
To other modules, sensors etc. 
Figure 2.12 HPC Module on FedSat [75] 
Another on-going research program targeting on-board applications is a reconfigurable data 
processing module for space-based remote-sensing applications [76]. It is a NASA-sponsored 
investigation into spaceborne use of FPGAs. The aim is to develop image compression algorithms 
to radically reduce the bandwidth requirements for downlinking NASA hyperspectral images. 
The investigation of the literature has shown that the active research on RC applications in space is 
carried out in the following areas: 
a. Image Processing 
b. Reliability of FPGA circuits using TMR and SEU mitigation techniques 
c. Communication 
d. General-purpose high-performance computing (e. g. reconfigurable coprocessor) 
e. Partial run-time reconfigurable SoC 
Table 2.8 details some on-going research projects on reconfigurable computing for space 
applications. Column 2 indicates the area of research according to the classification given above. 
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2.4 Conclusion 
This chapter has reviewed on-board computing and main features of OBCs of small satellites as 
well as state-of-the-art microelectronics technologies and reconfigurable computing, which might 
contribute to future OBC designs. Below are summarised the most important developments and 
future trends. 
Various microprocessor architectures have been and are being adapted from commercial products 
for space use. For all of the primary architectural candidates identified, RTEMS is available for 
operating system in COTS form. The primary hardware for flight computers in the near term 
appear to be derived from the Motorola PowerPC family (RHPPC, RAD6000, RAD750), the 
SPARC family (EH32), the MIPS family (Mongoose, RH32), the Intel architecture (space flight 
versions of 80386,80486, Pentium, Pentium-II, Pentium-III), and the Intel StrongARM 
architecture (Intel PXA255). Because almost all of the effort in developing onboard computers for 
spacecraft seems to involve adapting existing commercial designs, the next logical step is to adapt 
COTS software, such as the Linux operating system. 
One way to reduce costs of small satellites is to use a flexible satellite architecture that can be used 
for many similar missions, sharing the development costs around. This idea translates directly into 
the design of the on-board data handling systems. Where once most satellites had unique or 
common computer architectures, there is now a tendency to reuse as much as possible. This 
approach is to declare an open architecture, with the spacecraft functions integrated on to a single 
board (or even a single chip! ). The spacecraft then becomes simply a set of interfaces as far as the 
user is concerned - similar to the concept of plugging devices into a PC 
[24]. Now on the 
spacecraft, computers have become an integral part of the overall system, as well as being part of 
most spacecraft subsystems [5]. 
Another reasonably obvious trend is towards the use of commercial electronic technology, FPGAs, 
ASICs, SoCs and embedded systems. The latest commercial electronic products are able to 
achieve given performance being smaller and lighter low-power CMOS design technologies lead 
to reduced power consumption. Reducing size, mass and power are all very desirable on small 
satellites. 
The use of SRAM-Based FPGA, combined with reconfigurable computing technology, is very 
promising in space applications. This will be discussed in the next chapter, which will 
focus on the 
specific issues of designing and implementing a run-time reconfigurable FPGA-based 
SoC 
computer for small satellite on board applications. 
Another important issue of small satellite design is power consumption which has to be minimised 
wherever possible. The components used on-board should meet the power consumption 
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requirement. Generally, SRAM-based FPGAs consume more power than anti-fuse FPGAs. 
However, with the new key power-saving technologies, the power consumption of the SRAM- 
based FPGAs has been reduced dramatically. For example, the Xilinx Virtex 4 FPGAs show 
power advantage: 1-5W [84][85]. In addition, NASA's radiation-hardened Low Power Transceiver 
(LPT) for communication and navigation application has been flied as a payload on the shuttle for 
16 days which use the Xilinx QPro Virtex-II FPGAs (6-8 M Gates) [86]. The power consumption 
of the LPT is only 5 Watts. 
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Chapter 3 
FPGA-Based System-on-a-Chip Platform for 
On-Board Computing 
3.0 Introduction 
In this chapter, an FPGA-based SoC solution for on-board computing is proposed. First, the 
architecture of an FPGA-based SoC platform for on-board applications is described and 
demonstrated in Section 3.1. Then the reasons for choosing the Xilinx Virtex FPGAs as the 
reconfigurable implementation medium are discussed. Following this, the architecture and 
technologies of the target FPGAs are reviewed including the configuration and readback method. 
At last, the space specific SEU issues are discussed. 
The capacity and performance of FPGAs suitable for space applications have been increasing 
steadily for more than a decade. As stated in Section 2.2, FPGAs can now be employed as a 
platform for SoC implementation as the density of FPGAs is increasing very fast from tens of 
thousands to millions system gates. The term, "system gates", means "system-gate-equivalent" in 
that the vendors use "gate counting" to measure the capacity of FPGAs, such as 16x1 RAM equal 
to 64 gates for Xilinx Virtex II FPGAs. Taking the Xilinx Virtex series FPGAs as the example, the 
density raised from 1M in 1998 to 15M system gates at the end of 2004, as shown in Figure 3.1 
which is summarised from Xilinx product data sheets [54,87,88,89,126]. 
Virtex 4 90nm up to 15M 
15M 
Virtex II Pro 0.13Nm up to 10M 
a) ö 10M 
E Virtex 110.1 5pm up to 8M a) 
8M 
Virtex E 0.18pm up to 4M 
4M 
Virtex 0.22pm up to 1M 
1M 
98' 99' 00' 01' 02' 03' 04' 
Figure 3.1 Density of the Xilinx Virtex Family of FPGA Devices 
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An FPGA-based SoC platform offers many potential advantages, including low cost, very large 
scale integration, short time to market, and easy field upgrades of entire systems. A soft 
microprocessor IP core enables custom instructions and function units. The whole system can be 
reconfigured to enhance SoC development, debugging, testing, and tuning. Therefore, an FPGA- 
based SoC solution is the logical step for advanced onboard applications. 
A typical SoC system consists of a number of functional modules such as one or more processors, 
high performance peripherals, DMA controllers, and interfaces, represented by IP soft or hard 
cores from different vendors and implemented on a single chip. Figure 3.2 shows a generic 
architecture of an IP core based SoC for embedded systems. The cores are integrated via an on- 
chip bus. 
Controller or 
Microprocessor IP Core 
On-Chip Bus 
Function Function Function 
Specific IP Core A Specific IP Core B Specific IP Core n 
Figure 3.2 Generic Architecture of Embedded IP Core-Based SoC [90] 
An on-chip bus is needed to interconnect the SoC modules, as shown in Figure 3.2. On-chip buses 
play an extremely important role in a SoC design. A well-defined on-chip bus can significantly 
reduce the interface complexity and the associated development time. Bus-based designs are easy 
to manage primarily because on-chip buses provide a common interface by which various cores 
can be connected. There are several kinds of on-chip buses for SoC designs: AMBA from ARM 
Limited, Avalon from Altera, CoreConnect from IBM, FPI Bus from Infineon Technologies, 
SuperHighway from SuperH Inc. 
In this research work, a SoC-OBC [91] (see Figure 4.2) based on the SSTL OBC386 is used as an 
experimental vehicle. It consists of a SPARC V8 microprocessor core "LEON" connected to a 
ROM bootstrap loader and a memory EDAC unit via a system bus, an Advanced Microcontroller 
Bus Architecture (AMBA) bus and a number of peripheral modules. The AMBA bus is the 
peripheral bus interface in the SoC-OBC. This is because the LEON processor supports the 
AMBA interface. 
More details of this SoC-OBC are described in Section 4.1.1. 
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3.1 Architecture of the System-on-a-Chip On-Board Computing Platform 
3.1.1 General Overview of the Platform 
Performance requirement for space-flight electronics have been increasing as detectors produce 
greater amounts of data at higher resolutions [92]. Therefore, the goal of this research work is to 
produce a practical, modular, reconfigurable and highly integrated SoC on-board computing 
platform with less spacecraft resources and a high performance density. Because high density 
reconfigurable SRAM-based FPGAs are chosen as the target technology to implement this SoC 
on-board computing platform, all the IP blocks used in this platform are soft IP cores. This feature 
can increase system flexibility. The architecture of the SoC platform is built on a modular 
principle to facilitate the plug of new blocks. This modularity is based on the on-chip bus structure 
® Performance Low-Speed Peripheral Cores High-Speed Peripheral Cores 
O Functional On-Board Space Specific 
Peripheral Cores 
General Purpose 
Peripheral Cores 
I ntemal/ 
External 
Arithmetic Cores 
(e. g. Co-Processor) 
Peripheral Cores 
Connecting to the external world 
Minimum CPU Chi B O 
UARTs Timers Memory 
Configuration n- p us IrqCtrl PIO Controller 
Figure 3.3 Conceptual Classifications of SoC IP Components 
From the hardware level, the SoC components can be classified from four points of view 
illustrated in Figure 3.3. First of all, the minimum configuration of SoC platform is composed of 
CPU, on-chip bus, UARTs, timers, interrupt controller, parallel 1/0 and memory controller. 
Secondly, the SoC peripheral components can be divided to two groups according to the 
relationship with the external world. Arithmetic IP cores (e. g. co-processor, encoder/decoder) are 
not necessary to communicate with the external world outside the SoC. The FPGA 1/0 pins should 
be programmable for the correct standard voltage for the peripheral IP cores which are connected 
to the other board-level components (e. g. CAN controller, HDLC controller). Moreover, in terms 
of function, the SoC peripherals can be grouped as space specific cores (e. g. EDAC, SpaceWire, 
CCSDS related function blocks) and general-purpose cores (e. g. DMA controller). Furthermore, 
based on the performance, the SoC peripheral cores can be divided into high-speed and low-speed 
cores which are connected to the different speed on-chip buses. The SoC platform will implement 
most on-board communication interfaces which are discussed in Section 2.1.5. The candidate SoC 
components are listed in Table 3.1. The SoC platform can be configured to reach the different 
mission requirement. Figure 3.4 illustrate a subset of the SoC platform architecture -a credit-card 
size on-board computer with a dimension of 85 mm x 54 mm and a mass about 50 g. 
UARTs Timers Memory 
IrqCtrl PIO Controller 
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r-------------------- 
Onboard Computer 
r---------------------------- 
System on Chip 
FPGA 
HDLCO HDLCI 
RS422 SpaceWire UpfDownlink Up'"Downlink CANO CAN I 
Y________t________}___________"_ ____ --4 
- ------------ r ------------ i------------ --------------------------- 
Cý Dual CAN 
Switch transceiver 
SpaceWire HDLG HDLG CAN 
Controller Controller Controller Controller 
IRQCtrI UO port Leon CPU AHB/APB 
DMA UART 
Controller L 
I 
I 
AMBA APB 
AMBA AHB 
Iý 
Boot Memory Timers 
PROM Controller 
Address/Control bus 
1 '. t 
32bit Data bus 
EDAC 
' 
 ! 
Controller 
i SDRAM SDRAM 
Data Memory Parity Memory 
----------------------------------- 
JII Bridge 
FPU 
+3.3V +1.5V 
------------- ------- ------------ 1.5V Linear 
Configuration CLK Regulator 
PROM Generator 
----------------- t ---------------- ------------ 
PPS in PPS out YfAG +3.3V 
Figure 3.4 OBC Block Diagram [93] 
Table 3.1 Soft IP Cores for the SoC Platform 
SoC Platform Components Vendor/Provider 
LEON Processor IP Core 
(Including UARTs, Timers, Interrupt Controller, Parallel 1/0, Memory 
Controller) 
Gaisler Research 
ESA 
1553 I/F Gaisler Research 
32-bit PCI Bridge Gaisler Research 
Ethernet Gaisler Research 
IEEE-1394 (FireWire) OPENCORES 
SpaceWire Controller ESA 
CAN Controller ESA 
Coordinated Rotation Digital Computer (CORDIC) Co-Processor SSC 
HDLC Controller SSTL 
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SoC Platform Components Vendor/Provider 
EDAC SSTL 
DMA Controller SSC 
Wavelet Image Compression (lossy and lossless) ESA 
CCSDS Packet Telemetry Encoder (PTME) ESA 
CCSDS Packet Telecommand Decoder (PTCD) ESA 
3.1.2 Microprocessor IP Core and On-Chip Bus 
The LEON processor is based on a new SPARC V8 IP core in-house development by ESA [94]. 
To allow rapid prototyping and porting, the processor is implemented as a foundry independent, 
synthesisable VHDL model. It does not require any custom macro-cells apart from synchronous 
SRAM used for the caches and register files. The model is extensively parametrical: register 
window size, cache size, fault-tolerance functions and clocking scheme can be defined through a 
single configuration file. 
The LEON processor (LEON1 and LEON2) is supported by a full set of software development 
tools, including the LEON Cross Compilation System (LECCS) and the LEON/SPARC simulator 
TSIM. LECCS allows cross-compilation of single or multi-treaded C and C++ applications for 
both LEON and ERC32. Using the GNU DeBugger (GDB), it is possible to perform source-level 
symbolic debugging, on either a simulator or real target hardware. TSIM is a high-performance 
LEON simulator, which can be attached to the GDB and Data Display Debugger (DDD). LEON3 
uses the new tool-chains instead of LECCS: the RCC cross-compiler -a pure RTEMS compiler 
for ERC32, LEON2 and LEON3 and a LEON Bare-C Cross Compilation System (BCC) for 
LEON2 and LEON3. 
The AMBA bus is chosen for the SoC because it is supported by the LEON processor. It facilitates 
"right-first-time" development of embedded processors with one or more processors and multiple 
peripherals. The AMBA bus enhances a reusable design methodology by defining a common 
backbone for SoC modules [95]. 
At the beginning of this project, the early version of the LEON1 IP core being used was 
LEON 1- 
2.1 without the AMBA on-chip bus interface which was not well-documented. 
Up to date, the 
Gaisler Research has released the last mature version of LEON2 (LEON2-1.0.27) and the 
latest 
version of LEON3 (LEON3-Beta-0.16). The cores are highly configurable, and particularly 
suitable for SoC designs. Figure 3.5 shows the functional blocks of the 
LEON I processor 
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consisting of the integer unit (5-stage instruction pipeline), the instruction and data caches, a direct 
interface to the Meiko Floating Point Unit (FPU) core and a general interface to custom co- 
processors, a memory controller providing the direct interface to external PROM, SRAM and 
memory mapped I/O, two 24-bit timers, a 24-bit watchdog, an interrupt controller, a 16-bit parallel 
I/O port. Compared to LEONI, LEON2 has some new functional blocks: SPARC reference 
Memory Management Unit (MMU), on-chip Debug Support Unit (DSU), local on-chip RAMs 
providing a fast local memory and an Ethernet 10/100 Mbit MAC. Also, the memory controller 
has been improved to support SDRAM in addition to PROM, SRAM and memory mapped I/O. 
LEON3 improved the integer unit with 7-stage pipeline. Table 3.2 lists the main features of 
LEON2 and LEON3. 
The LEON processor uses the AMBA-2.0 AHB (Advanced High-performance Bus) and APB 
Advance Peripheral Bus) which is fully implemented. The AHB bus is used for high-speed data 
transfers. The APB bus is used to access on-chip registers in the peripheral functions and other 
low-speed peripherals. With the default configuration, as shown in Figure 3.5 and Figure 3.6, the 
LEON CPU is the only master on the AHB bus while the memory controller and the AHB/APB 
bridge are the two slaves. The AHB/APB bridge simultaneously acts as the only master on the 
APB bus while several slaves are connected: timers, UARTs, interrupt controller and parallel I/O 
port. A DMA controller can be as another candidate master on the AHB bus. Table 3.2 lists the 
main features of LEON2 and LEON3. 
r--------------- ------ 
mýýý. ý 
LEON SPARC V8 
IJI 
I 
Integer unit 
Fpcil 
0 I Co-p roc. 
User 11U 
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II. r 
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Figure 3.5 LEON 1 Processor Block Diagram [96] 
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Figure 3.6 LEON2 Processor Block Diagram [97] 
Table 3.2 Features of LEON2 and LEON3 [98][99] 
LEON2 LEON3 
" SPARC V8 instruction set with V8e 
" SPARC V8 compliant integer unit extensions, advanced 7-stage pipeline 
with 5-stage pipeline Hardware multiply, divide and MAC 
" Hardware multiply, divide and MAC units 
units High-performance, fully pipelined 
" Interface to the Meiko FPU and IEEE-754 FPU 
custom co-processors Separate instruction and data cache 
" Separate instruction and data cache with snooping 
" Set-associative caches: 1-4 sets, Configurable caches: 1-4 sets, 1- 
1- 64 Kbytes/set. Random, LRR or 256 Kbytes/set. Random, LRR or 
LRU replacement LRU replacement 
" Data cache snooping AMBA-2.0 AHB bus interface Features 
" AMBA-2.0 AHB and APB on-chip Advanced on-chip debug support 
buses with instruction and data trace buffer 
" 8/16/32-bits memory controller for Multi-processor support (MPS) 
external PROM and SRAM Robust and fully synchronous single- 
32-bits PC 133 SDRAM controller edge clock design 
" On-chip peripherals such as UARTs, " Up to 125 MHz in FPGA and 400 
timers, interrupt controller and 16- MHz on 0.13 um ASIC technologies 
bit I/O port Fault-tolerant and SEU-proof version 
" Advanced on-chip debug support available for space applications (Q 1 
unit and trace buffer 2005) 
" Power-down mode Extensively configurable 
" Power-down mode 
" RTEMS real-time kernel 
OS eCos real-time kernel (in progress) 
" SnapGear Linux 
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In addition, the Gaisler Research provides the GRLIB IP library under GNU GPL license which is 
a collection of parameterizable IP blocks. This library includes cores for AMBA AHB/APB 
control, the LEON3 SPARC processor, 32-bit PC 133 SDRAM controller, 32-bit PCI bridge with 
DMA, 10/100 Mbit Ethernet MAC, 8/16/32-bit prom and SRAM controller, CAN controller, 
UART with FIFO, modular timer unit, interrupt controller, and a 32-bit general-purpose I/O port. 
Memory and pad generators are available for Virage, Xilinx, UMC, Atmel, and Actel [100]. 
Furthermore, the LEON processor core has the fault-tolerant version, named "LEON-FT", which 
is aimed for critical space applications. The processors can tolerate transient SEU errors by using 
techniques such as TMR registers, on-chip EDAC, parity, pipeline restart, and forced cache miss 
[101]. For the applications which will implement the LEON processor on FPGAs with spare RAM 
blocks such as Virtex II/II Pro/4 FPGAs, the Gaisler Research suggests to use duplication and 
simple error-detection through parity. In [102], an example of on-chip RAM protected against 
SEU is shown: 136x32 bit register file is protected by 4-bit parity and duplication; cache-RAMs 
use 4-bit parity and forced miss on error. The external memory is protected by an on-chip EDAC 
unit which implements a standard (32,7) Bose, Chaudhuri and Hocquenghem (BCH) code [101], 
correcting one and detecting two errors per 32-bit word. 
Based on the above discussion, it is concluded that the LEON processor is highly suitable for the 
SoC design based on the AMBA on-chip bus. 
3.1.3 Peripheral IP Cores 
CAN Controller 
The CAN is a bus system used for the on-board communication. SSTL has been using CAN as an 
on-board telemetry/telecommand bus since 1995. It is ideally suited for real time commanding 
[103]. A CAN controller IP core called HurriCANe is available from the ESA with the AMBA 
interface. 
EDAC IP Core 
In space environment, the memory is vulnerable to SEUs. Concurrently, Error Detection and 
Correction IP core is used to correct the SEUs error happened in the on-board memory. The EDAC 
IP core used for this thesis was developed by SSTL to implement a double-bit correcting Quasi- 
Cyclic (16,8) shortened EDAC code. The EDAC IP core is integrated with the LEON processor 
core via the system bus. The EDAC block is a space specific function. 
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DMA Controller 
On-board data transfer can happen between the peripherals and the main memory without the 
manipulation of the CPU. A DMA Controller takes over the task of the handling of these data 
transfers. The DMA controller is connected with the LEON core via the bus. 
A DMA controller has been integrated and tested with the LEON2 processor core targeting to the 
Xilinx Virtex II XC2V1000 FPGA [104]. The DMA controller contains 700 up to 7000 CLB slices 
dependent on the number of DMA channels. Three types of tests have been carried out 
successfully: memory-to-memory transfer, peripheral-to-memory transfer and peripheral-to- 
peripheral transfer. A DMA-capable UART is used as the peripheral 
Ethernet Controller 
An Ethernet Local Area Network (LAN) can support high-speed on-board communication. The 
Ethernet controller IP core is provided in the LEON3 GRLIB package by the Gaisler Research. 
The Ethernet controller is connected to the AMBA bus. 
Another Ethernet controller IP core has been developed and modified to the AHB interface at 
Surrey Space Centre [105]. The design was functionally tested for 32-bit size burst transfers across 
the AHB Bus using Aldec Active HDL. This was followed by synthesis and implementation, 
which resulted in utilizing about 57% of the logic gates in the XCV800 FPGA. The undertaken 
project was partly successful. 
HDLC Controller 
HDLC is a second layer protocol for serial communication. HDLC can be used for up/down links. 
The transmission is serial and the LVDS standard is used for the bit representation. The HDLC 
controllers are integrated with the LEON processor core via the AMBA bus. 
1553 Interface 
MIL-STD-1553 is a common used bus on-board spacecraft for the communication between 
components. The 1553 Interface core is provided in the LEON3 GRUB package by the Gaisler 
Research. 
IEEE-1394 Controller 
The IEEE-1394 standard was developed for use with digital video and other demanding 
applications. It defines a high-bandwidth serial interface with real-time data transmission rates of 
100,200, and 400 Mb/sec. It can be used for the on-board communication. The IEEE-1394 
controller IP is available from OPENCORES [106]. 
32-bit PCI Bridge 
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PCI is well-known parallel bus for the board-level data exchange. The LEON3 GRLIB package 
provides a 32-bit PCI bridge. 
CORDIC-Based Co-processor 
A powerful CORDIC-based floating-point co-processor, developed in an earlier project at SSC, 
has been attached to the LEON IP core via the AHB bus [107]. Both processor and co-processor 
have been successfully implemented and linked together on the FPGA to build a running stand- 
alone system. 
Wavelet Image Compression (lossy and lossless) 
The wavelet image compression (lossy and lossless) IP core is developed by ESA and can be used 
for the on-board image processing. 
CCSDS Packet Telecommand Decoder (PTCD) 
The PTCD core implements a complete CCSDS packet telecommand decoder, connected to the 
AMBA AHB and APB on-chip buses. 
CCSDS Packet Telemetry Encoder (PTME) 
The PTME core comprises a complete CCSDS packet telemetry encoder: Virtual Channel 
Assemblers, associated to various input interfaces (Packet-APB, Packet-Wire, Packet- 
Asynchronous-RS232 and Packet-Parallel), a Virtual Channel Multiplexer (VCM), and a telemetry 
encoder chain, including Turbo and Reed-Solomon (R-S) encoder, and convolutional encoder [55]. 
This is a space specific function block. 
3.1.4 Operating System 
As listed in Table 3.2, two OS kernels have been ported to the LEON processor: RTEMS and 
SnapGear Linux. The third one, eCos, is still in progress. 
RTEMS from the OAR Corporation [108] is the first OS ported to the LEON processor. RTEMS is 
an open source real-time OS. It is a small kernel and has been selected by NASA Goddard OS 
Group for use on the upcoming satellite constellation technology development mission called ST-5 
[1091. 
Linux support for LEON is provided through a special version of the SnapGear Embedded Linux 
distribution [110]. SnapGear Linux is a full source package, containing kernel, libraries and 
application code for rapid development of embedded Linux systems. Two kernel versions are 
supported for the LEON processor: linux-2.6.6 for MMU systems and pClinux (linux-2.0. x) for 
non-MMU systems. 
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Porting the LEON processor to the eCos real-time kernel is still in progress. eCos stands for 
embedded Configurable operating system. It is also an open source real-time operating system. 
eCos has been used on pico-satellites: DTUSat and CanX-2 [I I I]. 
Both RTEMS and eCos are real-time kernels, but not Linux. The small satellite applications 
require the real-time OS. In addition, porting eCos to the LEON processor has not finished yet. 
Therefore, at this stage, RTEMS is the only choice for the SoC-OBC. For the future work, the 
investigations of RTEMS and eCos for flight experiences are necessary. 
In the research work carried out at SSC [107], the RTEMs real-time OS has been successfully 
configured to build programs running on the system. The functionality of the OS and the co- 
processor has been proved by various test programs and benchmarks. An orbit propagator 
algorithm has been successfully implemented and tested. 
3.2 Target Technology for FPGA-Based Reconfigurable System-on-a-Chip 
3.2.1 Selection of FPGA Device 
FPGAs have been developed with a variety of different programming technologies. The most well 
known are anti-fuse and SRAM based. In an antifuse-programmable device, special "anti-fuses" 
are included at each customisation point. Representatives of anti-fuse FPGAs are the Actel's 
RadHard, RadTolerant, and high reliability/military products are widely used as components for 
satellite on-board processing. However, since "blowing" of an antifuse is a permanent operation, 
anti-fuse FPGAs are not suitable for reconfigurable systems, where the devices often must 
completely change their structure many times. 
Most current FPGAs are SRAM-programmable. Figure 3.7 shows the 1-bit storage element of an 
SRAM-based FPGA.. The SRAM bits are connected to configuration points in the FPGA, and 
programming the SRAM bits configures the FPGA. Thus, these chips can be programmed and 
reprogrammed as easily as a standard static RAM. 
READ or WRITE 
DATA F-7 
Figure 3.7 Programming Bit for SRAM-based FPGAs [ 112] 
Namely, run-time (or dynamic) reconfiguration is to swap different configuration in and out of the 
reconfigurable hardware as they are required during program execution 
[113]. Partial run-time 
reconfiguration allows that part of the reconfigurable device is modified while the rest of the 
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device is still on operation. Partial run-time reconfiguration is also called dynamic partial 
reconfiguration, active partial reconfiguration or dynamic reconfiguration simply in this research 
area. When this project was starting in the autumn of 1999, Xilinx and Atmel could provide partial 
run-time reconfigurable FPGAs. The devices were Xilinx Virtex series family and Atmel AT40K, 
both released in 1998. As shown in Table 3.3, the density of the Atmel AT40K is up to 50K 
system gates. However, the Xilinx Virtex FPGAs can reach to 1M system gates. Obviously, only 
the Virtex series FPGA can support our system-on-a-chip design. Xilinx started the partial 
reconfiguration FPGA - the XC6200 series from 1996, which was discontinued in 1998. In 
addition, Xilinx was the only SRAM-based FPGA vendor that supplied space qualified devices by 
2002. 
Currently available partial run-time reconfigurable FPGA devices are: the Xilinx Virtex/E/II/II 
Pro/4 families [54,87,88,126], the Atmel AT40K family [ 114], the Lattice Semiconductors 
ORCA2/3/4 [115] and ispXPGA families [116]. Table 3.3 compares some main features of those 
families. They are all SRAM-based FPGAs. However, it appears that the Xilinx FPGAs have the 
largest capacity (up to 15M system gates for the Virtex 4 FPGAs) compared to others. Partial run- 
time reconfiguration and very large capacity features of the Xilinx FPGAs can satisfy the 
requirement to design our reconfigurable system-on-a-chip platform. 
Table 3.3 Characteristics of Partial Run-Time Reconfigurable FPGA Devices 
Xilinx Lattice Atmel 
Virtex 
Virtex E 
Device Family Virtex II ORCA 2/3/4 ispXPGA AT40K 
Virtex II Pro 
Virtex 4 
Initial Release Date 1998 2002 2002 1998 
Largest Device XC4VFX 140 OR4E06 
ispXPGA 
1200/E 
AT40K40LV 
15M 899K 1.25M 50K 
Capacity System Gates System Gates System Gates Usable Gates 
Partial RTR Yes Yes Yes Yes 
Technology SRAM SRAM SRAM SRAM 
Therefore, the Xilinx QProTM Virtex family of radiation hardened FPGAs (XQVR) for space 
applications is chosen as the target chip in this project. The largest device of this family can 
have 
up to 1 million system gates. The XQVR product line is a radiation-tolerant version of the 
49 
Chapter 3 FPGA-Based System-on-a-Chip Platform for On-Board Computing 
commercial Virtex series FPGAs. They are guaranteed over the full operating temperature range of 
-55°C to +125°C and have the following features [117]: 
" Latch-up immune to LET = 125MeV"cm2/mg (LET = Linear Energy Transfer) 
" Special 0.22µm process 
" Complete compatibility with Xilinx QPro non-radiation hardened FPGAs to facilitate 
prototyping 
" High density - from 1 00K to 1M system gates 
" On-chip memory - allowing re-programmability 
" Qualified for space use - guaranteed Total Ionizing Dose (TID) to 100 krad(Si) [ 117] 
" System level integration capabilities - ease of integrating multiple functions in a single device. 
0 Partial run-time reconfiguration capability at hardware level and software tools 
In 2003, Xilinx released its third series of radiation hardened FPGAs - the QPro Virtex II. The 
capacity of the largest FPGA of this family is up to 6 million system gates. The space-related 
features of the Xilinx QPro Virtex and Virtex II radiation hardened FPGAs are summarised from 
Xilinx data sheets [117][118] and listed in Table 3.4. In the space environment, the total ionizing 
dose can cause device failure. TID is measured in terms of the observed dose which is quantified 
using a unit rad (an acronym for Radiation Absorbed Dose). Satellites typically encounter TID 
between 10 krad(Si) and 100 krad(Si) [119]. As shown in Table 3.4, the TIDs of the Xilinx QPro 
Virtex and Virtex II FPGAs are 100k and 200 krad(Si) respectively, which indicates that they are 
very tolerant to total ionizing dose. A Single Event Effect (SEE) results from a single energetic 
particle and can have different forms. Single Event Latchup (SEL) is a condition which causes 
loss 
of device functionality due to a single event induced high current state [120]. Normally, SEL is 
measured by LET which is a measure of the energy deposited per unit length as an energetic 
particle travels through a material [120]. From the data in Table 3.4, it is concluded that 
both the 
QPro Virtex and Virtex II FPGAs are latch-up immune. The SEL immunity of the QPro Virtex II 
can reach to LET = 160 McV"cm2/mg. 
Another main class of SEEs is Single Event Upset (SEU) which is a change of state or transient 
induced by an energetic particle such as a cosmic ray or proton in device. The saturation cross- 
section of the different memory elements in the Virtex device has shown in Table 
3.4 measured for 
both heavy ions and protons. Based on these test results, the static bits upset and the 
dynamic 
function upset rate have been calculated in Reference [ 123] for the XQVR300 device. 
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Table 3.4 Xilinx QPro Radiation Hardened FPGAs 
QPro Virtex Radiation QPro Virtex II Radiation 
Release Date April, 2000 September, 2003 
XQVR300 XQR2V 1000 
Device XQVR600 XQR2V3000 
XQVR1000 XQR2V6000 
Density (System Gates) Up to IM Up to 6M 
Temperature Range -55°C to +125°C -55°C to +125°C 
0.15 µm 0.22 µm Process 8-Layer metal process with 0.12 
5-layer-metal CMOS 
µm high-speed transistors 
TID 100 krad(Si) 200 krad(Si) 
SEL Immunity LET = 125 McV-cm2/mg LET = 160 McV-cm2/mg 
SEUFH: SEU CLB Flip-flop 
Heavy Ion Saturation Cross Section 
6.5E -8 (cm2Bit) 
Radiation SEUCH: SEU Configuration Latch 
Characte 
Heavy Ion Saturation Cross Section SEFI: Single Event Functional 
rization 8.0E -8 (cm2Bit) Interrupt 
SEU 000km GEO 36 , 
SEUcp: SEU Configuration Latch Typical Day 
Proton (63 MeV) Saturation Cross 1.5E-6 Upsets/Device/Day 
Section 
2.2E - 14 (cm2Bit) 
SEUBH: SEU BlockRAM (BRAM) Bit 
Heavy Ion Saturation Cross Section 
1.6E -7 (cm2/Bit) 
In addition to Xilinx Inc, other research centres also did the contribution to test the radiation 
features on both Xilinx standard and QPro FPGAs. The test results on TID and SEL performed on 
the standard and QPro Xilinx Virtex radiation hardened FPGAs are listed in Table 3.5. The test 
results of TID and SEL for the XQVR300 device are consistent with the characterisation given by 
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Xilinx. The SEU mitigation of the Xilinx Virtex family FPGAs, another important issue for space 
applications, will be discussed in Section 3.3. 
Table 3.5 Test Results of TID and SEL of Xilinx Virtex FPGAs 
Device TID krad(Si) SEL Research Institute 
Universitä degli Studi di 
Virtex 60 [121] N/A 
Roma "La Sapienza" 
XCV200 INi Laboratori Nazionai 
Frascati, Italy 
Xilinx, Inc. 
Virtex Novus Technologies, 
Inc. 
XQVR300 118 [134] LET = 124 McV"cm2/mg [134] (UFRGS) 
Federal 
University of Rio Grande 
do Sul, Brazil 
Virtex 100 [122] N/A Xilinx, Inc. XQVR300 
Los Alamos National 
Virtex 
XQVR300 100 
[123] LET = 124 McV"cm2/mg [123] 
Laboratory 
Novus Technologies, Inc. 
Xilinx, Inc. 
Virtex 95 [124] N/A 
Saab Ericsson Space 
XQVR300 ESA 
Figure 3.8 shows some features regarding the Xilinx space qualified QPro families including the 
density, max I/Os, total user memory, dedicated multipliers and 1/0 supported standards. From the 
QPro XC3000 FPGAs to the QPro Virtex II FPGAs, the density increased dramatically from 10K 
gates to 6M gates. Compared with the other QPro FPGAs, only the QPro Virtex II FPGAs contain 
the dedicated 18-bitx 18-bit multiplier blocks which are optimised for high-speed operations. It 
also appears in Figure 3.8 that the QPro Virtex II FPGAs can support 28 I/O standards including 
most popular and leading-edge I/O standards by the programmable IOBs. 
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Figure 3.8 Xilinx QPro Families [125] 
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In this project, to reduce the initial cost during the proof-of-concept stage, our example SoC will 
target to one particular device of the Xilinx Virtex family, XCV800-HQ240 [126] which is fully 
compatible with the corresponding QPro Virtex radiation hardened FPGA. The next section will 
review the Virtex series FPGAs' architecture. 
3.2.2 Overview of the Virtex FPGA Device Architecture 
Figure 3.9 shows the array architecture of an FPGA from the Virtex series. The XCV800-HQ240 
is a 2.5V FPGA in a 144-pin plastic thin quad flat pack. It has a "56 row x 84 column" array of 
CLBs, 28 dual-ported synchronous 256x16 block RAMs (totally 114,688 bits), and 512 1013s in a 
sea of programmable interconnects. 
Figure 3.9 Virtex Array Architecture [127] 
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Every CLB consists of two "slices" and each slice has two 4-input Lookup Tables (4-LUTs) and 
two flip-flops, as illustrated in See Figure 3.10. Each 4-LUT can implement any logic function of 4 
inputs, or a 16 x 1-bit synchronous static RAM, or ROM. 
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Figure 3.10 Virtex Configurable Logic Block 
Each IOB contains input and output buffers and flip-flops. The output buffer can be tri-stated for 
bi-directional I/O. The programmable interconnect routes CLB/IOB output signals to other 
CLB/IOB inputs. It also provides wide-fanout low-skew clock lines, and horizontal long lines, 
which can be driven by Tri-state BUFfers (TBUFs) near each CLB. 
Four digital Delay-Locked Loops (DLLs) are provided for advanced clock control, which monitors 
the input clock and the distributed clock, and automatically adjusts a clock delay element. Select 
lOs allow direct connection to external devices, high-speed busses and backplanes. SelectRAM 
memory allows efficient integration of high bandwidth memory functions. Thermal management 
capabilities provide constant monitoring of environmental conditions to allow systems to run at 
peak performance [ 128]. 
3.2.3 FPGA Configuration 
3.2.3.1 Configuration Mechanism 
The Virtex FPGA is programmed by means of a programming bitstream. This bitstream is 
generated by a Xilinx tool, called BitGen, which runs after placing and routing. This section 
presents brief information on the Virtex configuration and the programming bitstream. The 
configuration of the Virtex devices is a three-phase process as shown in Figure 3.11. 
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1. Clear the configuration memory 
2. Load configuration data into the memory 
3. Activate the logic by a start-up process 
Figure 3.11 Configuration Sequence of the Virtex FPGAs 
The Virtex devices can be configured through five modes: master-serial, slave-serial, Master 
SelectMAP, Slave SelectMAP and Boundary Scan (JTAG). 
The configuration of an FPGA is stored in the configuration memory of the device. The 
configuration bitstream is loaded into the memory cells on power-up, and can be reloaded if 
necessary to change the function of the device. 
The Virtex configuration memory can be visualized as a rectangular array of bits [ 129]. The bits 
are partitioned into segments, called frames, which are vertical and one-bit wide. One frame 
extends from the top of the array to the bottom. One frame is the smallest portion of the 
configuration memory. The number and size of frames varies with device size. Frames are grouped 
together into larger units called columns, as shown in Table 3.6. The Virtex XCV800 FPGA, that 
is used in this application, has 4333 frames of 1088 bits each frame. The configuration data is 
written to the configuration memory from configuration registers one data-frame at a time [127]. 
Table 3.6 Configuration Column Type of the Virtex FPGAs [ 129] 
Column Type # of Frames # per Device 
Centre 8 1 
CLB 48 # of CLB columns 
IOB 54 2 
Block SelectRAM Interconnect 27 # of block SelectRAM columns 
Block SelectRAM Content 64 # of block SelectRAM columns 
The columns for the Virtex XCV800 are shown in Figure 3.12. One centre column includes 
configuration for the four Global CLocK (GCLK) pins. Two IOB columns represent configuration 
for all of the IOBs on the left and right edges of the device. The majority of columns are CLB 
55 
Chapter 3 FPGA-Based System-on-a-Chip Platform for- On-Bourg! (. 
columns: totally 84 columns in a XCV800. The other two column types are Block SelectRAM 
content and Block SelectRAM interconnects, highlighted with the grey shade in Figure 3.12. 
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Figure 3.12 Configuration Columns of the Virtex XCV800 Device 
The programming bitstream consists of a series of packets, where each packet contains a packet 
header and data. Some packets are used for a special purpose, such as checksum checking or 
sending options to the FPGA, while other packets are used to write to the configuration memory. 
Packets that are used to write to the configuration memory have header, which contains a frame 
address, and each frame can be addressed separately this way. 
In the initial bitstream generated by BitGen, every frame is written to initialise the whole 
configuration memory. After this, it is possible to only reconfigure those frames individually. This 
is called partial reconfiguration. The advantage of that approach is that the number of bits that 
need to be sent to the FPGA is a lot smaller. 
The time taken to reconfigure the whole FPGA can be estimated using the following equation: 
(number of frames) x (bits per frame) Ist t configuration - 
 configuration 
where is the reconfiguration throughput. 
If the Virtex XCV800 device is configured via an 8-bit bus on a clock frequency of 50 MHz, the 
reconfiguration bandwidth equals f oflfiguration = 400 Mbit/s. 
The time it takes to reconfigure the entire 
FPGA is then equal to: 
4909* 1248/400 = 15.3 [ms] 
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The actual programming time is slightly longer, due to handshaking and special purpose packets. 
Compared with the time for total configuration the time for partial configuration is significantly 
lower due to configuring only a fraction of the number of the frames. 
The Virtex configuration logic was designed so that an external source may have complete control 
over all configuration functions by accessing and loading addressed internal configuration registers 
over a common configuration bus. All configuration data, except the synchronisation word and 
dummy words, is written to internal configuration registers. 
Configuration data is organised as 32-bit words. There are two major commands that the 
configuration data can contain: read and write. A configuration command is executed when the 
configuration command is read or written to the appropriate command register. 
CMDI data CMD2 data CMD3 data 
Figure 3.13 Bitstream Example [ 130] 
The Virtex configuration utilises a standard 16-bit Cyclic Redundancy Check (CRC) checksum 
algorithm to verify bitstream integrity during configuration. The polynomial is shown below. 
CRC16 =X16 +X15 +X2 +1 
The checksum loaded into the CRC Register should be zero; otherwise, the configuration failed the 
CRC check. The CRC ERROR bit is accessible through the status register and configuration logic 
is put in the ERROR mode. 
The Virtex SelectMAP interface provides high-speed post-configuration read/write access to the 
configuration memory array [130]. It has the capability of addressing only small portions to do the 
partial configuration. At clock speeds of 50MHz, the speed is 400 Mbit/s. A control module is 
required for the SelectMAP interface to manage the partial reconfiguration. More about the 
configuration of Virtex FPGAs can be found in [130]. 
3.2.3.2 Readback and Comparison Configuration Method 
Readback is the process of reading all the data in the internal configuration memory. This can be 
used to verify that the current configuration data is correct and to read the current state of all 
internal CLB and I/O registers as well as the current LUT RAM and block RAM values. Readback 
is only available through the SelectMAP and Boundary Scan (JTAG) interfaces. 
Readback verification is a process of making a bit-per-bit comparison of the readback 
data frames 
to the bitmap in the rbb readback file. However, not all of the readback data should be used for 
verification. Pad data, RAM bits and capture bits cannot be verified against the 
bitmap [130]. 
The msk file is used to mask out the RAM and Capture bits. The masking data 
is used to 
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determine which of the data frame bits are configuration bits and should be verified against the 
bitmap in the rbb readback file, and which bits are either RAM or capture bits and thus should be 
skipped. The equation [130] is 
RBB[i] = MSK[i] x DATA[i] 
where i is the number of 32-bit portion of files. 
The processing flow of readback verification is shown in Figure 3.14. 
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Figure 3.14 Processing Flow of Readback Configuration [130] 
Using the above configuration and readback methods, the Virtex series FPGAs can support partial 
reconfiguration of a cross-section data while the rest of the circuit is still running, even reading and 
writing specific bits within a LUT. In order to test this capability, an experiment was carried out to 
read and write semaphores in an XCV800 at CLB R5 C5 as described below. The experiment 
demonstrates how to lock a LUT to the specific location, determine the corresponding frame of 
data in the RawBiTs (RBT) file, modify the LUT memory as desired, and re-write this frame into 
the chip. 
Example: Read and Write Semaphores in an XCV800 at CLB R5 C5 
Semaphores are a useful communication mechanism, which relies on the Virtex partial- 
configuration technology in this experiment. When combined with reconfiguration 
logic, they let a 
single Status/Control register set be visible to the CPU, even as different 
designs are loaded into 
" rbb file is binary command set and 
verification bitmap. 
" msk file is binary command set and 
verification data mask. 
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the FPGA. Via the SelectMAP interface port, an off-chip CPU can write values to the Semaphore 
(Control) and read values from the Semaphore (Status). Semaphore units, connected to logic 
signals in the VHDL design, then connect via normal FPGA routing. 
Semaphores are implemented as two bits of a 16-bit, dual-port RAM. This occupies one CLB slice 
with the G-LUT implementing the control semaphore and the status semaphore implemented in F- 
LUT. Address 14 of the G-LUT is used for on-chip writes to the semaphore and Address 15 of the 
F-LUT is used for on-chip reads. Semaphores are instantiated in VHDL design. Constraints lock 
the 16-bit Semaphore module into CLB Column 5, SliceO, spanning from Row 9 to Row 16. The 
bus order was chosen from MSB to LSB. 
Using the complete RBT file as the input file, two raw files (. rbt and rbb) can be generated. The 
rawbits (. rbt) file is generated by running Bitgen with the -b option on the NCD file. <design>. rbt 
is used when the external host wants to write to the Semaphore, and the second (<design>. rbb) is 
used for doing a partial readback of information contained in the Semaphore. A PERL script 
assists in programming. The basic flow chart is shown in Figure C. 1 in Appendix C. I. The 
equations for CLB LUT SelectRAM dependent variables are listed in Table C. 1. 
The experimental data show that the rbt and rbb files of configuring one frame of the Virtex 
XCV800 are only 1kB, much less than the complete configuration file 
3.3 Single Event Upset Mitigation Techniques 
The configuration method of the Virtex series FPGAs is very suitable for applications in space 
because through the partial run-time reconfiguration it can correct SEUs. In space, SEUs may alter 
the logic state of any static memory element. An SEU in the configuration memory array may have 
adverse effects on the expected functionality. 
The space environment is significantly different from the terrestrial environment. The lack of 
atmospheric protection increases the incident radiation, which can produce soft and hard circuit 
faults. When an FPGA is used in space, the effects of radiation must be considered and accounted 
for. As explained in Section 3.2.1, the two main categories of radiation effects are TID and SEEs. 
Regarding to SRAM-based FPGAs, there are two types of SEEs - SELs and SEUs. In Section 
3.2.1, test results of TID and SEL for the radiation-tolerant Virtex FPGAs have been given, which 
show that these devices have excellent TID and SEL performance satisfying the requirements for 
use in space. However, these radiation-tolerant FPGAs are still sensitive to SEUs. 
SEUs in the Virtex FPGAs can be grouped into three categories [123][131]: configuration upsets, 
user logic upsets and architectural upsets or SEFIs (Table 3.7). 
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Table 3.7 SEU Categories of the Virtex FPGAs 
Upset Modes Damage Objects Detection 
Configuration Upsets Configuration memory Readback 
BlockRAM 
User Logic Upsets CLB Flip-Flops (CLB-FF) Not feasible 
I/O Block Flip-Flops (IOB-FF) 
Architectural Upsets Control elements of the FPGAs Indirectly measurement (e. g. configuration circuits, reset control) 
SEU Mitigation for Configuration Upset 
Readback and partial reconfiguration of the Virtex series FPGAs allow a system to detect and 
repair SEUs in the configuration memory without disrupting its operations or completely 
reconfiguring the FPGA. 
This feature facilitates two simple techniques for maintaining coherency of the bitstream and 
correcting the configuration upsets - Partial Reconfiguration and Scubbing. Only the SelectMap 
and JTAG modes support partial reconfiguration of the Virtex FPGAs. 
Investigations by Xilinx [ 132] have shown that partial reconfiguration in Virtex can be used for the 
purpose of correcting SEUs to the configuration memory array induced by cosmic rays. To correct 
one frame that contains the SEU affected cell, the time now falls to a mere 3 µs [127]. 
Another efficient method of SEU correction is Scrubbing. Scrubbing is a much simpler correction 
method [132], which omits readback and detection and simply reloads the entire CLB Frame 
segment at a chosen interval. Scrubbing simply rewrites the device bitstream, so the time to repair 
an error is the scrub cycle time. The cycle time can be on the order of a few milliseconds and 
varies with device density. Continuous readback in conjunction with a detection algorithm (bit 
compare, CRC, etc) provides data on upsets encountered, time, and frequency. Partial 
reconfiguration repairs any section of the device where an error is detected. 
The scrub rate as a percentage is calculated by the following equation: 
Scrub Rate = 
Scrub 
_ 
cycle 
_ 
time 
Time int ervel 
The scrub rate should be determined by the expected upset rate of the device for the given 
application. The system should scrub, on average, ten times between upsets [132]. It is difficult to 
determine the bit upset rate for which there is a consequence in terms of a device upset [133]. 
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Figure 3.15 shows the static bits upsets rate of XQVR300 [134] for several circular orbits with the 
assumptions: a 60-degree inclination angle and CREME 96 model. 
XQ\'R300 SEA' Rates 
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Figure 3.15 Static Upset Rate of XQVR 300 [134] 
SEU Mitigation for User Logic Upsets 
The user logic contains elements not directly available in the bitstream for the purpose of upset 
detection. The data for the user logic in the bitstream are subject to change in the normal function 
of the user-implemented logic. These include BlockRAM, CLB-FF and I/OB-FF. This kind of 
upset is not feasible to be detected because the state of each bit needs to be known apriority, and 
data in these locations changes state in the normal function of the user implemented logic [123]. 
To mitigate the user logic upsets and the signal routing errors arose by configuration upsets, TMR 
is necessary [135]. 
SEU Mitigation for Architectural Upsets (SEFIs) 
Architectural upsets (or SEFIs) are those upsets incurred in the control elements of the FPGAs. It 
only can be detected through a unique fault "signature" [127]. The typical SEFIs are Power-On 
Reset (POR) upsets and the JTAG tap controller upset. POR upsets would re-initialise the FPGA. 
Fortunately, the probabilities of upsets to POR are small - on the order of one POR upset per 85.6 
years in LEO [127]. The probabilities of upsets to the JTAG tap controller are even lower than 
POR -I upset > 700 years [127]. The only way to completely eliminate the effect of SEFIs is to 
use hardware redundancy [ 136]. 
Triple Redundancy Method for SEU Mitigation 
The traditional method for SEU mitigation is Triple Redundancy (TR) with voting, including TMR 
and Triple Device Redundancy (TDR). TMR is to replicate redundant instances of an entire 
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module and mitigate the final outputs of the modules (Figure 3.16a). TDR is to use triple FPGA 
devices (Figure 3.16b). Using TMR to the gate level is also necessary to protect the user logic on 
the gate level. This can be done directly in the VHDL source code or by synthesis tools, such as 
Synplify form Synplicity Inc., without the need for rewriting the source code [137]. Unfortunately, 
Synplify only supports this feature for the Actel FPGAs, not Xilinx. The alternative way is to 
implement the TMR capability for a register in HDL design for the Virtex devices. This will be 
discussed in Future Work (Section 7.1.1). Also, Xilinx recommends certain techniques for using 
TMR throughout the VHDL design [135]. 
FPGA 
Module -º Output 0 
Output (0-2) 
Module 
1 output 1 Output (0-2) 
Module 
-0 Output 2 Output (0-2) 
(a) Triple Module Redundancy (TMR) 
Mitigation 
Device 
(b) Triple Device Redundancy (TDR) 
Figure 3.16 Triple Redundancy Mitigation [127] 
The SEE consortium [138] was founded in 2002 by the JPL and Xilinx to evaluate re-configurable 
FPGAs for aerospace applications. This consortium has enlarged to 14 members up to now, 
including the Aerospace Corporation, Air Force Research Laboratory, Lockheed Martin, Los 
Alamos National Lab, etc. The investigation shows that the combination of TMR and scrubbing is 
the most reliable and effective SEU mitigation method for the Xilinx Virtex and Virtex II devices 
[127][139][140]. 
The obvious disadvantage of TMR is the limitation on the design size (less than 1/3 of the total 
device), especially for complex SoC design at the beginning of this project. However, the 
latest 
Xilinx FPGAs have grown to densities of 15 million gates, which make it possible to implement 
the complex SoC design. Xilinx has implemented four PowerPCTM 405 processors 
into the Virtex- 
II FPGA fabric and embedding high-speed multi-gigabit serial I/Os around it [1411. Meanwhile, 
the radiation-hardened QPro FPGAs' density can reach 6 million gates. 
Although TMR has the highest reliability for filtering single and multiple event upsets, this is also 
the most costly solution, which is in contradiction with the design concept of Small satellite. 
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SEU mitigation is an aspect taken into account when the SRAM-Based FPGAs are used in space. 
However, the investigation of this work is outside of this PhD research project. Regarding to the 
SoC-OBC, the combined strategy would be discussed in Section 5.3.1. 
3.4 Conclusion 
A generic system-on-a-chip computing platform has been proposed for on-board applications. The 
SoC platform is based on the LEON 32-bit microprocessor core. The microprocessor core and 
other peripheral cores are connected via the AMBA on-chip bus. The LEON core is fully 
synthesisable and highly configurable. It is particularly suitable for the SoC design. Its fault- 
tolerant version is especially for the space application. The SoC platform is built on a modular 
principle and contains both the space specific (e. g. EDAC, CCSDS decoder/encoder, on-board 
interface, specific algorithm cores) and general functional blocks (e. g. PCI, UARTs, FPU). 
Therefore, the SoC platform can be tailored to fit in the different requirements of on-board 
subsystem or payload. 
The target chip of the SoC platform is the radiation tolerant version of the Xilinx QPro Virtex 
family FPGAs. The largest member of this QPro family has been up to 6M system gates and fully 
enables it suitability to the SoC design. Because the QPro Virtex family FPGAs are SRAM-based, 
they are sensitive to the SEUs in space although they have a relatively good total dose resistance. 
Because of the complexity of the Virtex FPGA architecture, the radiation testing aiming to the 
different parts has been developed. Xilinx and other research centres have founded an SEE 
Consortium which is aimed to test the SEUs sensitivity of the Virtex devices, and develop 
mitigation techniques that correct the effects of the SEUs. The SEE Consortium brings together 
experts from industry (e. g. Xilinx, The Aerospace Corporation, SEAKR Engineering Inc., 
Lockheed Martin), government (e. g. Jet Propulsion Laboratory, Los Alamos National Lab), and 
academic (e. g. Brigham Young University, Vanderbilt University) to characterise radiation effects 
and mitigation techniques for reconfigurable FPGAs [138]. The SEU mitigation techniques 
include TMR, partial run-time reconfiguration and scrubbing. 
63 
Chapter 4 Case-Study: A System-on-a-Chip On-Board Computer for Small Satellites 
Chapter 4 
Case-Study: A System-on-a-Chip On-Board 
Computer for Small Satellites 
4.0 Introduction 
This chapter demonstrates a case study -a system-on-a-chip on-board computer for small satellites 
is proposed and verified with the implementation, simulation and test in this chapter. First, the 
architecture of a small satellite SoC-OBC platform is described and demonstrated in Section 4.1 
with the related simulation results. Following this, the implementation of this downsized SoC- 
OBC is explained and the experimental results are illustrated in Section 4.2 including the 
integration of the microprocessor core and the peripheral cores and the implementation of a 
CCSDS-based communication system on the SoC-OBC. 
FPGA-Based SoC Design Flow 
Figure 4.1 shows the design flow with the several stages: synthesis, place&route, simulation and 
downloading the design to the target FPGA. In theory, the simulation can be done at three stages: a. 
pre-synthesis simulation b. post synthesis simulation and c. post place&route simulation. From the 
experiment experience, only methods a and c work. Through method b, ModelSim cannot simulate 
the LEON processor correctly. 
VHDL Design Entry a 
Synthesis b Simulation 
Place & Route 
C 
Downloading 
Figure 4.1 Implementation Flow 
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The CAD tools and supported hardware that have been used for the implementation of the SoC- 
OBC are listed in Table 4.1. 
Table 4.1 Tools for Experiments 
Design Stage CAD/EDA Tools 
Simulation " Modelsim 
" FPGA Express 3.0 (Insufficient VHDL language support) 
Synthesis " Spectrum 1999. b (Bug report concerning SelectRAM issued, no solution) 
" Synplify 6.0 - 7.7 
Place & Route " Xilinx Foundation Design Manager 
" Xilinx ISE 
" Foundation Hardware Debugger Version 2.1i target XCV800-4 
" iMPACT 
Download " XSTOOL-GSLOAD 
" Chipscope 2.0 
" Parallel port 
" Multilinx Cable 
Hardware " XESS XSV-800 prototyping board (Appendix B. 1) 
4.1 Design of A System-on-a-Chip On-Board Computer for Small Satellites 
4.1.1 System Level Specification 
A specification of a SoC-OBC is illustrated in Figure 4.2. The decision on the components and 
structure of the SoC has been made as a result of translating the structure and 
functionality of a 
reference SSTL OBC386 [91] into an equivalent organisation consisting of IP 
blocks. The IP cores 
of the SoC-OBC are listed in Table 4.2. Another candidate IP core is the DMA controller which 
handles the data transfer between the main memory and other components such as peripherals 
bypassing the CPU under some on-board data processing requirement. 
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Table 4.2 Soft IP Cores of the SoC-OBC 
Equivalent Component in 
IP Core Description the Reference Design 
(OBC 386) 
LEON (ESA) SPARC V8 microprocessor core 386EX Processor 
Internal Bootstrap (ESA) Small bootstrap loader EPROM version bootloader 
EDAC (SSTL) 
Memory error-detection-and- EDAC 
correction unit 
ESA Hurricane (CAN) CAN TTC node 
(ESA) 
CAN 
CAN Peripheral 
HDLC (ESA) HDLC HDLC controller 
Network Interface (FIFO) 
LVDS parallel-to-serial converter 10BASE-2 Network (nSTL) 
IDE interface (SSTL) Interface to the microdrive 
CORDIC (SSTL) Cordic Co-Processor 387SL Co-Processor 
RXO CLK RX1 CLK RX2 CLK TX CLK CAN Network >100Mbps 
POR 
" 
HDLC RX HDLC RX HDLC RX HDLC TX 
Controller Controller Controller Controller 
FIFO FIFO FIFO FIFO 
System Bus 
ROM LUT EDAC 
Bootstrap DECDED 
+2., Tm 
Linear 
e ulator 1 M*64 
+3.3V SRAM 
LEON Sparc V8 
CAN 
Interface 
Ethernet 
MAC 
FIFO 
CORDIC 
SP TC Debug 
XILINX Virtex XCV800 FPGA 
CF+ I/F 
True IDE 
170M 
Figure 4.2 System Block Diagram of SoC-OBC [91 ] 
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As shown in Figure 4.2, the LEON microprocessor core is connected to a ROM bootstrap loader 
and an EDAC unit via a system bus. The ROM bootstrap can be configured to an internal prom or 
external prom. The HDLC controller, network interface, true IDE interface and CORDIC 
mathematical co-processor are connected with the LEON processor through the AMBA AHB Bus. 
Only the CAN Interface has a standard AMBA APB Bus. 
4.1.2 Space-Related Software Application for the System-on-a-Chip On-Board 
Computer 
4.1.2.1 CCSDS Software Package 
The CCSDS is an international organization officially established by the management of space 
agencies interested in mutually developing standard data handling techniques to support space 
research, including space science and applications, conducted exclusively for peaceful purposes. 
This section presents a software communication system for transmission of TLM and TC data that 
satisfies the needs of a single chip on-board computer. The complete CCSDS TLM and TC 
implementation is very complex for low-cost small satellites and hardware implementations are 
expensive. Therefore, the CCSDS software package developed at SSC focuses on a subset of 
functions such that it represents a simplified yet reliable standalone alternative software 
implementation of the CCSDS TLM and TC Command Operation Protocol (COP-1) [142]. The 
structure of the CCSDS software package is shown in Figure 4.3. 
CLTUs 
Tx_Tc -----------------º Tc_Rx 
FOP 
TLM 
frames R-S PLM_Rx 
A Decoder 
CCSDS 
Ground 
TC software system 
TLM software system 
R-S 
Encoder 
FARM 
TLM 
frames 
4--- TLM Tx 
CCSDS 
Spacecraft 
Command Operation 
Procedure (COP-1) 
TLM Channal Coding 
FARM: Frame Acceptance and Report Mechanism FOP: Frame Operation Protocol 
Figure 4.3 Structure and Interfaces of the CCSDS Software Package 
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The specification of the CCSDS software package follows strictly the CCSDS TLM and TC 
recommendation documents [143,144,145,146,147]. The COP-1 service specification is based on a 
simplified version of the CCSDS Frame Acceptance and Report Mechanism (FARM) and Frame 
Operation Protocol (FOP). Both the FARM and FOP systems satisfy the essential requirements for 
a reliable CCSDS communication system. The software imposes minimal memory footprint and 
performance requirements on the On-Board Computer. The CCSDS communication system 
implements the Packetisation Layer, the Transfer Layer and the Coding Layer of both the TC and 
TLM Systems. A CCSDS R-S encoder and decoder are used for the TLM channel coding, while 
the BCH CRC error detecting code is used for the TC coding. 
The functions of the ground segment are to format CCSDS TC packets and CCSDS TC frames; 
calculate the BCH check; insert TC packets into the data field of TC frames; insert TC frames into 
codeblocks; format CLTU to ensure synchronisation; implement the R-S or Turbo decoding; 
receive CCSDS TLM frames; subtract CCSDS TLM packets from the data field of the TLM 
frames; decode the CRC and if no error is detected, the raw TLM data is passed to be analysed and 
displayed. The functions of the spacecraft segment are to format CCSDS TLM packets; format 
CCSDS TLM frames; insert TLM packets into the data field of the TLM frames; calculate the 
CCSDS recommended CRC code of the frame inserted at the end of TLM frames; format the 
Attached Synchronized Marker (ASM); implement R-S or Turbo encoding; receive and decode 
CCSDS TC frames; detect whether a transmission bit error has been identified by the BCH code. If 
there is no error, the telecommand will be passed to the on-board CAN bus and accepted by the 
corresponding CAN node. The TC retransmission system utilises the COP-1 "go-back-n" 
automatic retransmission protocol, which consists of the pair of synchronized procedures, FOP (in 
the ground segment) and FARM (in the spacecraft segment). The FOP transmits TC transfer 
frames to the FARM. The FARM returns Command Link Control Words (CLCW) within the TLM 
transfer frames. 
The R-S encoder/decoder program used in the TLM coding system is derived from a public 
domain program (rs. c developed by Phil Kam). The R-S code is compliant with the coding 
algorithm in the CCSDS recommendation [12,148] and has the following main features: 
" Using 8 bits per symbol; 
" Using 255 symbols per codeword and a (255,223) code (the first 223 symbols are 
information symbols, and the last 32 symbols are check symbols); 
" Correcting and detecting 16 symbol errors; 
" The field polynomial is f (x) = x8 + x7 + x2 +x+1; 
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" The interleaving is chosen as 1. 
The size of the CCSDS software is as follows: Ground segment (including the R-S decoder) - 177 
Kbytes; Spacecraft segment (including the R-S encoder) - 176 Kbytes; R-S code: 
21.7Kbytes. 4.1.2.2 Simulation of the CCSDS Software Application 
In order to ensure the CCSDS software can run on the LEON processor, it has been tested in the 
LEON simulator TSIM. Here, the TC part is taken as the example. 
This application is to format and enable the transmission of the CCSDS TC frames and packets. Its 
main function is to generate Command Link Transmission Unit (CLTU) Format, shown is Figure 
4.4. 
Commond Link Transmission Unit 
Start Encoded TC Data quaence Seq uence Se 
2 Bytes --ºý TC Codeblocks 
Hi Length of one TC 11 Codeblock (64 bits) Pli 
Figure 4.4 CCSDS CLTU Frame [142] 
The CCSDS TC application is compiled and linked by the LEON cross-compiler LECCS. 
The stages to compile and simulate the CCSDS TC application are as follows and are shown in 
Figure D. 1 (Appendix D): 
Stage 1: Compile the C files 
Sparc-rtems-gcc -mv8 -03 -msoft-float CLTU_Rx. c Farm. C TLM_Tx. c -o 
ccsds_tx. exe 
The resulting ccsds_tx. exe is in the Executable and Linking Format (ELF) format [149]. The 
default load address is the start of RAM by default at 0x40000000. 
Stage 2: Make a boot-prom format 
To make a boot-prom that will run from the prom on a standalone target, the MKprom utility is 
used. Mkprom can create a compressed boot image that will load the application to the beginning 
of ram and initiate various LEON registers. More details are explained in the reference [150]. 
Mkprom -freq 25 -baud 38400 -ramsize 1024 ccsds_tx. exe 
This command creates a boot-prom for a system with 512 Kbytes RAM, 25 MHz system clock and 
38400 
bps baud rate. 
Stage 3: Simulate the CCSDS TC application in the LEON simulator TSIM 
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Tsim leon prom. out 
Then, the application was executed as standalone in the TSIM simulator. The result is shown in 
Figure D. 1. 
Figure D. 1 shows the CLTU described in hexadecimal bytes. The first two hexadecimal bytes are 
the Start Sequence of the CLTU (d7 09 hex), the following data prior to the last 16 bytes contains 
the TC Frame encoded inside 40 codeblocks. The CTLU ends with the two Tail Sequences. 
This application program was developed and run correctly under the Visual C++ environment. 
Even using the standard GNU GCC, this program still can be compiled and run correctly. But 
using the LECCS cross-compiler of Linux, the resource codes encounter some problems in the 
LECCS cross-compiler. 
For example, when using GDB attached with the LEON simulator TSIM to debugging the program, 
the error message -'Program received signal SIGSEGV, Segmentation fault. ' This error happens 
when the following codes have been done 
Char *cp = 0; 
*cp = 'c'; 
or 
#define CRASH *((char *)0) _ 1\0' 
then somewhere in code CRASH will be called. 
After changing the function SWAPO in CLTU. c, the problem is solved. 
Another error made the program crashing is the method to claim the mainO. The original code is: 
void main(int Error) 
However, the correct one should be: 
int main(int argc, void **argv) 
{ 
int Error; 
} 
"int main(int argc, void **argv)" is the standard format of main function. "int mainO"will cast to 
that standard format by default. The arguments "argc & argv" are given by the OS not by any 
programmer. 
It is obvious that these kinds of code error cannot be found in the Visual C++ environment and the 
standard GNU GCC. The LEON processor tool chain is very strict with C code and only supports 
the standard C (ANSI C). 
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4.2 Implementation of a Downsized System-on-a-Chip On-Board Computer 
A downsized implementation of the SoC-OBC consisting of the LEON IP core, the CAN core and 
the EDAC core, which is outlined in red in Figure 4.2, has been accomplished and tested using a 
typical space software program. The experimental work was carried out using the Virtex XCV800 
prototyping board from the XESS Corporation [ 151 ]. Details of the board are given in Appendix 
A2. 
Table 4.3 outlines the experimental work that has been carried out on the development and 
implementation of the SoC-OBC. Details about the experiments are presented in the rest of this 
section. 
Table 4.3 Experiments on Implementing the SoC-OBC 
Experiment Purpose Description Tools 
Implementation of the 
LEON processor on 
Boot the LEON Synplify 
1 the XESS Board To test the LEON 
processor from the Modelsim 
XSV800 processor 
internal prom on the LECCS 
prototyping board XESS TSIM 
Section: Appendix B. 2 XSV800 
Synthesis of Other IP To synthesize the 
cores in the SoC-OBC available cores of the 
Synthesize all the 
available cores of the Synplify 2 Section SoC-OBC and get an SoC-OBC in the 
estimate of the size of Synplify 6.0 
Section: 4.2.3 the SoC-OBC IP core 
Simulation of a 
Software Application To simulate and test Simulate the CCSDS Synplify for the SoC in the the LEON processor Telecommand software Modelsim 3 LEON processor with a small satellite in the LEON processor LECCS simulator TSIM on-board software simulator TSIM TSIM application 
Section: 4.1.2 
Synthesize the LEON 
Simulation of the To add and test a processor with 
the 
LEON Processor with peripheral interface to 
AMBA-CAN interface Synplify 
4 the AMBA-CAN the LEON processor and simulate 
the test Modelsim 
Interface 
via the AMBA on-chip 
program of the AMBA- LECCS 
bus CAN interface 
in the TSIM 
Section: 4.2.2 LEON processor 
simulator TSIM 
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Experiment Purpose Description Tools 
Integrate the LEON 
processor with CAN and 
EDAC IP cores. 
Download a software 
Integration of the application by the Sn lif ypy 
LEON with CAN and 
To implement basic bootloader and execute Foundation 3 1i 
EDAC IP cores 
SoC-OBC on the it on the LEON . LECCS 5 prototyping board with processor. TSIM 
Section: 4.2.2 running software Test the CAN and prototyping board application EDAC cores. XESS XCV800 Test that the CAN core 
can communicate with 
another CAN node 
(CAN card) in a closed 
loop. 
4.2.1 Implementation of the LEON Microprocessor IP core 
This experiment is the foundation to complete implementation of the whole SoC-OBC. The LEON 
processor is the key IP core of the SoC-OBC and it must run on the prototyping board first of all. 
The LEON processor IP core can be downloaded from the Gaisler Research's website. New 
versions are continuously released. With the changes of the versions, the configuration VHDL file 
(target. vhd) and the related parameters are also changed a lot. 
Four versions of the LEON processor have been tested: LEON 1-2.1, LEON 1- 2.2.2, LEON 1-2.4.0 
and LEON2-1.0.2. a. LEON 1- 2.1 is the version without the AMBA on-chip bus. The others are 
AMBA versions. 
The LEON processor has a simple bootloader. It is a monitor that can be integrated with LEON in 
an on-chip boot prom. On reset, the monitor scans all ram-banks and configures the memory 
control register 2 accordingly. The monitor writes a boot message on the UART A (the standard 
in/out device in LEON) transmitter describing the detected memory configuration and then waits 
for S-records to be downloaded on the UART A receiver. It recognises two types of S-records: 
memory contents and start address. A memory content S-record is saved to the specified address in 
memory, while a start address record will cause the monitor to jump to the indicated address. 
Software applications compiled with LECCS can be converted to a suitable S-record stream with 
the command: 
sparc-rtems-objcopy -O srec app app. srec 
The hardware interface should be set up between the LEON processor and the PC serial port in 
order to download and receive the message. A communication software (terminal-program) is 
needed to download the S-record file and display the information received from the serial port, 
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which is output from the LEON UART A. On the XESS prototyping board, the Xilinx XC95108 
CPLD is programmed to handle the interface to the parallel and serial port. The bitstream of the 
FPGA can be downloaded through the parallel interface. The LEON UART A can communicate 
with the serial port of the computer through the serial interface via the CPLD. Tera-Term [ 152] is 
chosen as the terminal-program. After compiled to the S-record file, the software application 
program can be downloaded to the memory using the Tera-Term. 
The CPLD has been reprogrammed to route the LEON UART A signals through the CPLD 
connecting with the RS-232 Transceiver on the board (Shown in the Figure 4.5). 
Left Expasion Connector Virtex FPGA 800 - hq240 Right SRA`1 Bank 
XESS XSV-800 Board LEON 2.2.2 A15 brdyn 
A16 bexcn 8 
A9 
errorn dO-d7 dO-d7 
A10 wdogn a0-a18 
DO P1015 (TxD) 4 Mbit 
D1 P1014 (RxD) 
cen 
SRAM 
D15-D2 PIOO-PI013 
oen 
13 19 
wen 
a0-a18 
ramsn(O) 
cen 
ramoen(O) 
rwen(O) 
oen 4 Mbit 
20MHz wen SRAM DS1075 Clock a0-a18 
d8-d15 d8-05 
8 
SW2 
LEDO-LE D6 
resetn 
Figure 4.5 Implementation of LEON 1-2.2.2 on XESS XSV-800 Board 
The LEON processor supports a 16-bit memory interface. The mapping of the LEON processor is 
illustrated in Figure 4.5. When mapping the LEON processor to the prototyping board, only the 
right bank of the SRAM was used. The RAM data bus is connected to D[31: 16]. The RAM 
address bus is connected to A[ 18: 1 ]. The RAM write strobe is connected to LEON RWEN(O). The 
left bank of SRAM was not to be used by the LEON processor. Because its system bus is 
connected to the left expansion connector, some signals of the LEON processor are mapped to the 
left expansion connector for testing. 
Using 2 Kbytes of internal cache memory and clock frequency of 20 MHz, the LEON 1-2.2.2 
processor ran in the Virtex FPGA XSV800 with a Simple Bootstrap. 
The implementation procedure is explained in detail in Appendix B. 2. 
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Tera-Term is chosen as the terminal-program, which is used as the alternative of Hyperterminal. 
Because it is proved that Tera-Term is faster and more reliable than Hyperterminal during the 
experiment. 
Testing the LEON Implementation with software applications 
Hello World 
This is the first test program (Hello. c) running with LEON on the board. 
After the reset, the boot message is displayed on the Tera-Term window. After finishing to 
download the Hello. srec through Tera-Term, `Hello World! ' is received and displayed in the 
console (Shown in the Figure 4.6). 
LEON 1 -2.4.0 
Frequency: 25 MHz 
UART: 38400 bps 
: 142048K. 32-bit nenory 
Hello world! 
it result: 6 35 -1 
lo world! 
fM. cna K_s. eRc 
Eon Trtslre& 24000 
Cbuc pause Nuýº 
Figure 4.6 Running Program with LEON on the Board 
Floating-Point Operation 
A simple floating-point operation program is compiled and downloaded for the test. Although the 
LEON has no FPU with it, C is always capable of emulating floating-point operations. The 
compiler produces a machine code listing which can achieve the same effect, but in software. Thus, 
with no FPU, aC floating-point operation will compile down to a lot of machine code. With an 
FPU, the same C will compile down to a few machine code floating point instructions. Thus, the 
floating-point operations are being carried out in software when there is no FPU. At last, the 
correct calculation results are received on the console, which prove that the LEON processor can 
run the floating-point operation without FPU properly. 
4.2.2 System Level Integration 
4.2.2.1 Interconnection between the LEON IP Core and the CAN IP Core over the AMBA 
APB Bus 
This section describes the experiment of integrating the LEON processor with the CAN controller 
IP core (HurriCANe) over the AMBA APB bus. The VHDL source code of the CAN core is 
provided by ESA. 
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CAN is a multi-master bus with one logic bus line and equal nodes. The number of CAN nodes is 
not limited by the protocol. Figure 4.7 illustrates an example of the CAN bus architecture which 
consists of n CAN nodes. 
The kernel of each node is a host controller that communicates via the CAN controller with the 
other CAN nodes. The host controller and CAN controller can be implemented on the very same 
single chip such as Philips 80C592 which has an embedded 80C51 CPU and a CAN controller. 
Alternatively, in the SoC-OBC, the LEON processor soft IP core and the HumCANe CAN 
controller are integrated together to implement as a CAN node (Figure 4.7). The transmission 
medium of the CAN bus is a twisted wire pair with 120 ohm nominal impedance. The CAN 
controllers connect to the CAN bus via a physical interface - CAN transceiver which converts 
signals into the voltage levels for the bus wires and vice versa. The differential voltage between 
CAN-H and CAN_L can be from 1.5V to 3V. The maximum bus length is 40 meters or 130 feet 
and the maximum data transfer rate is 1000 kilobits per second. 
Node A Node n 
Application II Application 
Host-Controller LEON Processor Philips 80C592 
IP Core 
80C51 
"""" 
CAN-Controller 
HurriCANe 
IP Core 
CAN 
A 
CAN- 
Transceiver 
CAN 
-H 
CAN-Bus 1 
40m@1 Mbps CAN_L UDiff 
Figure 4.7 An Example of CAN Bus Architecture 
200 
The peripheral IP cores are connected with the LEON IP core through the AMBA on-chip bus. 
The AMBA APB bus is used to interface to low-bandwidth peripherals and connected to the 
AMBA AHB bus through an AHB/APB bridge. The interface between the AHB/APB bridge and 
an APB slave is shown in Figure 4.8. The AHB/APB bridge converts AHB bus transfers into APB 
transfers. The interface related to the APB bus includes n peripheral select s (PSEL I ... 
PSELn), 
timing strobe (PENABLE), address and control (PRDATA and PWRITE), reset (PRESETn), clock 
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(Clock) and data buses (PRDATA and PWDATA). An APB slave only has one select line for 
itself while the other interface signals are same. 
AHB/APB APB 
Bridge Slave 
PSEL1 
PSEL2 
Select PSELx Select . 
PSELn 
Strobe PENABLE PENABLE Strobe AHB Slave 
Interface 
Address PADDR Q PADDR Address 
and and 
control m control 
PWRITE Q PWRITE 
R t PRESETn PRESETn eses Resest 
Clock POLK PCLK Clock 
Read Data PRDATA PWDATA Read Data 
Write Data PWDATA PRDATA Write Data 
Figure 4.8 AHB/APB Bridge and APB Slave Interface Diagram 
The HumCANe CAN controller is one of slaves on the APB bus. To implement an APB slave 
interface for the CAN controller, the APB package interface of the HumCANe CAN controller is: 
type APB_S1v_In_Type is 
record 
PSEL: Std_ULogic; 
PENABLE: Std_ULogic; 
PADDR: Std_Logic_Vector(PAMAX-1 downto 0); 
PWRITE: Std_ULogic; 
PWDATA: Std_Logic_Vector(PDMAX-1 downto 0); 
End record; 
type APB_Slv_Out_Type is 
record 
PRDATA: Std_Logic_Vector(PDMAX-1 downto 0); 
End record; 
The width of the APB address bus is 32 while the width of the APB write data bus is 32 as same as 
the read data bus. 
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The entity declaration of the CAN IP core with the AMBA interface is: 
Generic 
HURCLKRATIO: 
entity HurryAMBA is 
port( 
APBIn: 
APBOut: 
PresetN: 
PClock: 
Natural) ; 
in APB_Slv_In_Type; 
out APB Sly Out Type; 
in Std_ULogic; 
in Std_ULogic; 
-- Non Amba Internal Signals 
HAIntReq: out StdULogic; 
HASync: out Std_ULogic; 
HATrig: out Std_ULogic; 
-- CAN Signals 
CANTX: out std 
- 
logic; 
CANRX: in std-logic); 
HURCLK_RATIO is used to generate the clock of the CAN core which is 16 times of the final 
CAN clock. PresetN and Pclock are connected to the reset and clock signals on the APB bus. 
The LEON IP core and the CAN core were synthesized together using Synplify. The synthesis 
results showed that the LEON core and the CAN core totally used around a third of LUTs (33%) 
in a Viretx XCV800 FPGA. The portion of internal tri-sate buffer was small (2%). In addition, the 
global buffers (BUFG) used by the LEON core and the CAN core were large (75%) because the 
LEON core is such a complex IP core and global buffers can reduce delay for a large clock fanout 
net and save routing resources for other signals. Also, half of block RAMS was consumed which 
was mainly by the LEON processor core. 
The synthesis result of the LEON and CAN core are as follows: 
I/O Register bits: 131 
Register bits not including I/Os: 2160 (11%) 
Internal tri-state buffer usage summary 
BUFTs + BUFEs: 256 of 9408 (2%) 
RAM/ROM usage summary 
32x1 ROMs (ROM32X1): 256 
Block Rams : 14 of 28 (50%) 
Global buffer usage summary 
BUFGs + BUFGPs: 3 of 4 (75%) 
Mapping Summary: 
Total LUTs: 6372 (33%) 
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Test the AMBA-CAN interface in the LEON simulator TSIM 
For testing the SoC-OBC's CAN interface - the HurriCANe IP core with the AMBA bus 
interface, the test program was simulated in the LEON simulator TSIM with the remote DDD. 
There are 11 mapped registers of CAN accessible as WORDS. They can be mapped from address 
0x80000100 to address 0x80000140 in LEON microprocessor. Among them, TX-MESSAGE-0 
register is for APB arbitration. Its address is Ox8000010C. TX MESSAGE 1 and 
TX_MESSGE_2 are for the data message. Their addresses are 0x8000010 and 0x8000014. All the 
registers are listed in Appendix B. 3. The result is shown in Figure 4.9. Firstly, the test program is 
to initiate the AMBA-CAN interface. Then, attributions of the CAN message are set 
(msg. arbitration = Oxab, msg. length = 1, and msg. data [0] = Oxcd). 
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Figure 4.9 Testing of the CAN Core in TSIM 
4.2.2.2 Integration of the CAN Core with the LEON Processor 
The CAN core is integrated with the LEON processor (Figure 4.10) through the AMBA-APB 
interface. To test the CAN core, a CAN transceiver is needed in that there is no this port on the 
XESS prototyping board. SN65HVD232 from Texas Instruments is used for this experiment, 
which is designed for use with the 3.3-V output CAN controllers. The CAN core is the equivalent 
device here. 
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CONTROLLER CAN CARD 
PC 
DBUS 
EDAC / MEMORY AHB/APB UART A 
(16,8) CONTROLLER BRIDGE 
CUM1 
i 
ABUS(19: 1) UART B Parallel Port COM 2 
ý. z.... ý Communication 
CPLD Software 
MAX XC95108 (Between PC 
232CPE and the Board): 
PARITY DATA MEMORY 
I 
Tera Term 
MEMORY XESS GXLoad 512K *16 BITS 512K *16 BITS 232ACBH 
LEFT BANK RIGHT BANK 
Figure 4.10 Hardware Implementation of the LEON Processor with the CAN and EDAC IP Cores 
Integration of the CAN core with the LEON processor 
The CAN bus is the low speed bus. Hence, it is integrated with LEON through the APB on-chip 
bus (Figure 4.11). The CAN core should be set as one of the APB slaves in Target. vhd: 
("0011000000", "0011101000", 10, true), -- CAN configuration OxCO - OxE8 
The addresses of CAN core registers are mapped to OxCO - OxE8 as the on-chip register. The 
address range for on-chip registers mapped is 0x80000000 - Ox9FFFFFFF. So the CAN register's 
access address is from Ox800000CO - 0x800000E8. 
Then the CAN core should be instantiated in the AmbaCom. vhd, connected with the APB bus in 
the Mcore. vhd and set the interrupt request as irqi. irq (11) <= canirq_s. 
The on-chip interface of the CAN core in the LEON processor is shown in the Figure 4.11. 
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Figure 4.11 On-Chip Interface of the CAN Core in the LEON Processor IP Core 
Test of the CAN core 
The following test diagram (Figure 4.12) has designed to test the CAN IP core. There are two 
CAN nodes on the CAN bus in this test. One is the CAN core and the other is the CAN card. The 
CAN card can communicate with PC through the Serial port I and be controlled by the SSTL 
software Can-PCS. exe. A program for testing the CAN IP core is compiled and downloaded to the 
memory on the XESS board. The flow chart of the test program is shown in Figure 4.12. Because 
SSTL has its own CAN protocol for the on-board CAN communication, the test program has to be 
compatible with this protocol. Initiation 
PC Send a CAN 
Xilinx Virtexý' 
No XCV-800 
Tx 
UART A 
Rx 
LEON Core 
CAN Core 
Tx 
(CAN Node 1) Rx 
Serial Port 2 
Serial Port 1 
CAN BUS 
CAN CAN Card 
Transceiver (CAN Node 2) 
Tx OK 
YES 
Print the value of Register 
No 
TLM RQ OK 
YES 
Print the value of Register 
Send a TLM Res message 
END 
Figure 4.12 Testing of the CAN Core 
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The CAN card can send a TLM request. After the CAN core receives this request correctly, it will 
send a TLM respond CAN frame back to the CAN card. The entire CAN message can be 
monitored by the CAN_PCS. exe. This correct close CAN bus communication proved the CAN 
core can run with LEON correctly. The test result is shown in Figure 4.13. 
Figure 4.13 Communication Result between the CAN Core and the CAN Card 
In this test, one critical problem is to set the baud rate of the CAN core same as the CAN card - 
SSTL test equipment. The frequency of the CAN card is 14.7456 MHz. The frequency of the 
board is 25 MHz for 38400 bps from the LEON UART. Although the DS 1075 oscillator on the 
board has a maximum frequency of 100 MHz that is divided to provide frequencies of 100 MHz, 
50 MHz, 33.3 MHz, 25 MHz, 
..., 
48.7 kHz, it is impossible to get the exactly same frequency as 
14.7456 MHz. The solution to the baud rate problem is detailed in Appendix B4. 
4.2.2.3 Integration of the EDAC core with the LEON Processor 
A memory EDAC unit is integrated with the LEON processor via the system bus (Figure 4.14). 
The EDAC IP core is based on a double-bit correcting Quasi-Cyclic (16,8) shortened EDAC code 
[153] rather than the traditional single-bit correcting Hamming code [154] as supported on. The 
core was developed in-house by SSTL. The interface between EDAC, LEON and the memory is 
shown in Figure 4.14. The left bank memory on the board is used as the `parity memory'. The 
right bank memory is used as the `data memory'. 
During a write cycle, the EDAC core generates parity and stores it at the same address as the data. 
During a read cycle, parity is generated again and compared with the stored parity. If the resultant 
syndrome is not equal to zero, a look-up table is used. The data is then corrected before passing on 
to the CPU. 
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After integrating the EDAC core with the LEON processor, all the test programs were downloaded 
and running correctly. It is proved that the EDAC core can work with the LEON processor 
correctly. 
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csp(O)csm(O)membus 
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PARITY MEMORY 
512K *16 BITS 
LEON 
ABUS(19: 1) 
öe we ce d,, 
_0 a1eo 
DATA MEMORY 
512K *16 BITS 
LEFT BANK RIGHT BANK 
Figure 4.14 Integration of the EDAC Core with the LEON Processor 
4.2.3 Estimated Performance and Chip Area 
This section gives details about the performance and size of the SoC-OBC design. Table 4.4 
presents a summary of results showing estimated frequency and area requirements of the 
microprocessor core and the total flattened main subsystem module of the SoC. Three versions of 
the LEON processor IP core (1-2.2.2,1-2.4.0 and 2-1.02a) have been implemented and verified at 
25 MHz on the XESS prototyping board. Synthesis results of the LEON processor IP core are 
affected by the configuration type. The pre-defined configuration (constant conf 
config type := fpga 2k2k v8 softprom) is used. 
Table 4.4 shows that the implemented subsystem of the SoC-OBC (LEON+CAN+EDAC) requires 
about 50% of the capacity of the target FPGA Virtex XCV800. The bitstream file of the 
implemented subsystem measures 576 Kbytes. Estimates of the area of the entire SoC-OBC 
(without the co-processor) indicate that it fits in about three quarters of the chip. The 32-bit 
floating-point mathematical co-processor is based on the CORDIC algorithm and is able to 
evaluate 17 floating-point operations, such as addition, multiplication, division, square root, 
trigonometric and hyperbolic functions as well as log and exp. The co-processor, which is still in a 
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process of testing, takes approximately half of an XCV800 chip. Hence the complete OBC system 
will not fit in a Virtex XCV800 chip, however, a larger Virtex chip, for example, the Virtex 
XCV2000E, will be able to house the implementation of the whole system. 
Table 4.4 Implementation Results 
Virtex XCV800-4 
CLB Slices BlockRAMs 1013s 
MHz MHz 
(P&R) (Sim'`) 
LEON 1-2.2.2 2572 out of 14/28(50%) 61 out of 166 23.236 26.67 9408 (27%) (36%) 
LEON 1-2.4.0 
3640 out of 14/28(50%) 58 out of 166 24.79 26.67 9408 (38%) (34%) 
LEON 2-1.0.2a 3754 out of 14/28(50%) 60 out of 166 24.03 26.67 9408 (39%) (36%) 
LEON 1-2.4.0 4694 out of 100 out of 
+ CAN+EDAC 9408 (49%) 
14/28(50%) 
166 (60%) 
25.22 - 
LEON 2-1 2a 0 4749 out of 99 out of 166 . . 14/28(50%) 25.186 
+ CAN+EDAC 9408 (50%) (59%) 
Notes: 
I- Frequency predicted by the P&R tool; 
2- Frequency obtained by simulation of the back-annotated design. 
The shown experimental results indicate High-density FPGAs are large enough to house complex 
digital systems - indeed the entire SoC fits in half an XCV800 (Figure 4.15). 
Virtex XCV-800 FPGA 
0.49 
0.01 
0.42 
I 
Q LEON1- 2.4.0 + CAN + EDAC 
" FIFO 
Q HDLC 
Q IDE 
" IDLE 
Figure 4.15 Synthesis Results of the SoC-OBC 
According to the investigation results in our research group [ 104], if the FPGA exploitation is 90% 
and the clock frequency is 10 MHz, the FPGA consumes approximately 1000 mW. When the 
clock frequency is at 25 MHz, the estimated power consumption is around 2000 mW. Reference 
[ 104] also estimated the total power consumption of the "credit card" size OBC - 3250 mW. The 
"credit card" size OBC consists of tailored SoC platform, SDRAM, PROM, clock generator and 2 
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CAN transceivers. The frequency of SSTL OBC 386 is up to 25 MHz and its power consumption 
is up to 5W [10]. It can be concluded that they are on the same order. 
4.3 Testing 
4.3.1 Simulation of the CCSDS Communication System with the SoC OBC 
This section describes a simulation experiment carried out to test the operation of the CCSDS 
package in conjunction with the SoC-OBC. Figure 4.16 outlines the experimental set-up used for 
the simulation. The operation of the on-board segment was emulated on the SoC-OBC within the 
XESS prototyping board, the operation of the ground station segment - on a personal computer. 
The communication between the two segments was simulated by a serial link. An external CAN 
controller card was used to emulate an on-board payload. 
Figure 4.17 shows the data flow for the simulation of the CCSDS communication system, where 
the on-board software is run by the subsystem of the SoC-OBC. The CCSDS spacecraft programs 
are downloaded to the RAM memory on the prototyping board and are executed by the LEON 
processor. The operating frequency of the implemented LEON processor is 25MHz. The "on- 
board" CAN bus system consists of two nodes - the HurriCANe IP core and a CAN card, where 
the latter emulates the responsibilities of an on-board payload. The CAN system closes the on- 
board communication loop receiving telecommand data and generating telemetry data. The SoC- 
OBC communicates with the PC via an asynchronous RS-232 serial port by using the UART A of 
the LEON processor. 
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Figure 4.16 Experimental Set-up 
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Figure 4.17 Simulation Data Flow of the CCSDS Communication System 
4.3.2 Simulation Results 
This section presents simulation results covering the entire communication data-flow cycle - 
sending of TC data to the spacecraft, on-board processing of TC data, generation and sending of 
TLM data to ground. 
Figure 4.18 illustrates the transmission of telecommand data from ground to the spacecraft 
segment. The TC_TX module sends a CLTU TC frame (338 bytes, two tails) to the SoC-OBC 
(CCSDS requires MSB to be sent first). The TC-RX module (which runs on the LEON processor 
implemented in the FPGA) receives this CLTU and decodes it by the BCH decoder. In the CLTU 
frame, the first two bytes `eb 90' (hexadecimal) are `Start Sequence', followed by `0 15 17 001 
be 011c000 d8', where `be' and `d8' are the BCH parity bytes. So the TC frame contents 
(without BCH) are `0 15 17 001011c000. The rest of the bits are `0' - IDLE TC frame. The 
tail sequence is: c5 c5 c5 c5 c5 c5 c5 79 (8 bytes) - two tails. 
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Figure 4.18 Transmission of a CLTU TC Frame from TC_Tx to TC_Rx 
Figure 4.19 illustrates the transmission of telecommand data from the OBC to the payload and 
telemetry data from the payload to the OBC. The telecommand to be sent to the CAN card is 
"idle" (all Os), therefore the CAN core sends the message `50 000000 0'. The CAN card 
receives this TC and sends back a TLM message `18 00 8d dd 78 0', which will be included in the 
TLM frame. 
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Figure 4.19 Transmission of TC & TLM between the CAN Core and the CAN Card 
Figure 4.20 shows the transmission of telemetry data from the spacecraft segment to ground. The 
TLM_Tx module generates a TLM frame, which includes a CLCW, and TLM data obtained from 
the CAN card. The R-S encoder module encodes the TLM frame after which the encoded TLM 
frame is sent to the PC via the serial port. 
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Figure 4.20 Transmission of a TLM Frame from TLM_Tx to TLM_Rx 
The result of the R-S decoding can be seen in Figure 4.20. The example illustrates a case when 
three bytes of the TLM frames have errors. The R-S decoder corrects the errors and recovers the 
correct codeword as a result of which the TLM frame is received and decoded correctly. In the 
TLM frame, the first 4 bytes `la cf fc Id' are the ASM; after conversion MSB-LSB, they become 
`58 f3 3f W. In the CCSDS standard, these bytes form the header and are not R-S encoded. The 
header bytes are followed by a frame header of 6 bytes: `0 48 80 80 18 c'; a package (source) 
header of 6 bytes: `0 80 3 40 0 9f'; and TLM data from the CAN card: ' 18 00bl bb le 0' 
(obtained MSB--)LSB from `18 00 8d dd 78 0'). The tail consists of a CLCW of 4 bytes: `80 20 0 
80'and the CRC bytes of the TLM frame: `6 8f'. 
4.4 Conclusion 
A downsized implementation of a SoC-OBC, consisting of the LEON processor core and two 
peripheral cores, the CAN and EDAC IP cores, has been developed, implemented and tested. The 
area and performance estimates indicate that the SoC-OBC without the mathematical co-processor 
fits in a single Xilinx Virtex XCV800 FPGA chip, the complete system requiring a larger Virtex 
chip, for example, the Virtex XCV2000E. Other related integration works have been done in [ 104, 
105,155,107]. These findings serve as an illustration of the increased capacity of high-density 
FPGAs, which are nowadays large enough to house complex digital SoCs. 
Until now, three versions of the LEON processor have been synthesized, simulated and 
implemented successfully. The AMBA HurriCANe CAN controller has been integrated with the 
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LEON processor. Through a CAN transceiver, the CAN core can communication with another 
CAN node (SSTL CAN card) under the monitor software (CAN-PCS. exe). A test program running 
on the LEON is to control the CAN core to send or receive the CAN message. The EDAC core has 
also been integrated with the LEON processor. The test result proves it works correctly. Several 
test programs have run with the LEON processor on the prototyping board, including the CCSDS 
TC application program. 
A simplified CCSDS telemetry & telecommand communication system, specifically designed to 
meet the needs of the single-chip SoC on-board computer has been developed. The system 
represents a streamlined, yet reliable and automated, standalone software implementation of the 
CCSDS protocol. The software package features a modular structure, which can facilitate easy 
expansions of functionality to suit specific mission requirements. The software imposes minimal 
memory footprint and performance requirements on the OBC. The functionality of the package has 
been verified via simulation. The combination of a SoC-OBC and a software CCSDS-based 
communication system supported by a thin-layer hardware interface can provide a cost effective 
and flexible communication solution for small satellites. 
The experimental works on the development of SoC-OBC have shown that: 
9 The entire SoC fits in half an XSV800. FPGAs are large enough to handle complex 
processors and peripheral cores. 
0 The coding style resulted in incorrect synthesis results (case statement versus constant 
array). This problem has been solved in LEON1 - 2.2.2 version. `Case statement' for 
LEON internal PMON can be synthesized and implemented and does not effect the real 
work on the prototyping board. 
" Most cores required embedded memory blocks. 
9 After time optimisation, the frequency of cores normally is lower than the synthesis 
frequency. 
0 PC based EDA tools are adequate to create complex 1Mgate designs. EDA tool support is 
vital for the success of a project. 
" It is very important that free soft IP cores are well documented. Otherwise, it will take a 
long time to study synthesis and simulation issues. 
0 The successful execution of the CCSDS TC module will provide the further integration of 
the SoC-OBC with the small satellite on-board applications. 
Through the experimental works, several important issues have been solved and clarified as 
follows: 
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9 Making the LEON processor run on the Virtex FPGAs. 
0 Integrating the peripheral IP core (the CAN core) with the LEON processor through the 
AMBA on-chip. 
" Integrating the peripheral IP core (the EDAC core) with the LEON processor through 
system bus. 
9 Doing the back-annotated simulation of the LEON processor with the peripheral IP cores 
and the test program, which will give the method to test and implement the whole SoC- 
OBC. 
" Making the LEON processor run the application software on the board. 
" Making the LEON processor run the application software with the integrated peripheral IP 
cores on the prototyping board. 
The solutions to the above issues have created the foundation to implement the SoC-OBC. The 
results of the practical work presented in this chapter and the design experiences gained will 
benefit the future work and will accelerate the progress of the research. 
In the next chapter, the partial run-time reconfiguration issues of the SoC-OBC are discussed. 
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Chapter 5 
Design Methodology for On-Board Partial 
Run-Time Reconfiguration 
5.0 Introduction 
Reconfigurable computing is an emerging technology for space applications. The basis for this 
technology is the capability for device-level and system-level functional changes to be 
implemented in-system and transmitted remotely. Early FPGAs only supported full 
reconfiguration. Nowadays, several vendors can provide such an FPGA which supports the partial 
run-time reconfiguration (shown in Table 3.3). SRAM-based FPGAs provide an array of logic 
resources, which may be interconnected, and reconfigured for specific functions. The 
reconfigurable FPGA-based SoC solution is very significant for small satellite on-board computing 
as discussed in Section 2.2. 
This chapter is organised as follows: Section 5.1 reviews and compares FPGA CAD tools. A 
design flow suitable for the development of this reconfigurable system-on-a-chip platform is 
proposed. In Section 5.2, the issues of the partial run-time reconfiguration of the SoC-OBC are 
discussed. Then two schemes are proposed for small satellite On-Board SoC Run-Time 
Reconfiguration - the basic and Client-Server schemes after analysing the RTR methods of Virtex 
FPGAs. Then the 3-tier Client-Server with CORBA scheme for multiple-access OOP-based 
remote partial RTR is proposed and discussed. 
5.1 Run-Time Reconfiguration Methods for Virtex FPGAs 
5.1.1 Run-Time Reconfiguration 
As mentioned before, the partial run-time reconfiguration is the ability to update only a portion of 
the configuration memory in an FPGA with a new partial configuration without interrupting the 
functionality of the unchanged section of the FPGA. 
In Section 2.2, we have discussed the IP cores categories to achieve SoC designs. In the case of 
FPGAs, soft and firm cores are represented by bitstream files, which are generated at the last 
design stage and are ready to be used to configure the FPGA. Therefore, the related CAD tools 
should be able to manipulate the following main issues: 
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" Area constraint of the cores 
" Connection between the cores inside the device 
" Generation of the partial bitstream file for the cores 
5.1.2 Tools for Partial Run-Time Reconfiguration 
Although the Xilinx Inc. released the Xilinx Virtex FPGAs in 1998, design tools for the partial 
RTR are not yet established as much as the hardware devices. Partial reconfiguration is a difficult 
task, especially in systems that require both partial reprogramming and run-time reconfiguration 
[158]. Until May 2002, Xilinx announced the module-based design flow to enable the partial RTR 
in the Virtex FPGAs using mainstream tools and utilizing the Modular Design concept [163]. With 
the modular design flow, a design is divided into modules which can be developed in parallel and 
merged into one FPGA design later. Modular Design also allows one to modify a module while 
leaving other modules stable, intact and unchangeable [ 163 ]. 
JBits is a set of Java APIs [161] and a very low level model of the FPGA device. It can access the 
low level resources e. g. CLBs, switch boxes, etc. Xilinx released JBits for Virtex in 1999 to allow 
customers to create their own software that can manipulate Virtex bitstreams. The earlier versions 
of JBits did provide support for XC4000 and XC6200 series. The latest version, JBits 3.0, supports 
Virtex II devices. Several tools have been developed based on JBits APIs, including JBitsDiff [156] 
and JPG [157]. PARBIT [158] is another tool which supports partial bitstream generation for 
Xilinx Virtex E devices and is written in C. The features and limitations of these tools are 
compared in Table 5.1. 
JBitsDiff was developed by Xilinx and University of Birmingham based on JBits API. It is a tool 
which extracts circuit information from cores at the configuration bitstream level. At the 
beginning, this tool supported the Xilinx XC6200 series and then available for the Virtex series. 
This tool accepts two bitstreams and a rectangular bounding box as the parameters. A JBits core is 
produced from the first bitstream and can be inserted into the second bitstream. JBitsDiff is a free 
tool and can be downloaded from the Internet. 
JPG is a partial bitstream generation tool published in 2002, which is also based on the JBits APIs. 
JPG is the work undertaken by Motorola and the University of Queensland from Australia. JPG is 
designed to fit into the standard Xilinx Foundation 3.1 design flow [157], which enables generate 
the partial bitstream for the Virtex series FPGAs. Similar to the Xilinx modular design concept, 
JPG also requires that the FPGA design is partitioned into individual submodules. Concurrently, 
there are different implementations for a fixed particular area of the FPGA. The JPG tool interferes 
with the standard design flow at the P&R stage. JPG uses the complete bitstream file from the base 
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design as the input. The user constraints file (. ucf) and native circuit description (. xdl) files 
obtained from the P&R stage are used as the input files. JPG parses these input files and makes 
appropriate JBits calls to generate the partial reconfiguration bitstream for the desired submodule. 
The PARBIT (PARtial Bltfile Transformer) tool has been developed by Washington University to 
transform and restructure bitstream files to implement dynamically loadable hardware modules 
[158]. It is targeting to the Virtex-E series FPGAs. To generate the partial bitstream, PARBIT 
utilises the original bitstream file, the target bitstream file (optional) and given parameters 
including the block coordinates of the logic implemented on a source FPGA, the coordinates of the 
area for a partially programmed target FPGA, and the programming options. PARBIT is a 
command-line based tool. 
Another approach addressing to the communication between IP cores inside an FPGA was 
proposed in 2002 [159], using a structure called virtual socket to define the routing between cores. 
The virtual socket defines a border between static and reconfigurable parts and it should be 
manually placed and routed to guarantee connection between cores. This method also has similar 
disadvantage as the JPG and PARBIT tools - requiring many user interactions to put the routing 
resource on the right place or remove the unexpected routing lines which are through the partial 
reconfigured area. Xilinx's module-based design flow for partial RTR uses the bus macro to 
connect two vertical neighbour cores, which enables effective implementation of partial RTR. 
Table 5.1 Comparison of Tools for Pantal RTR of the Virtex FPGAs 
Tools Target Devices 
Features Limitations 
" This tool accepts two bitstreams " Not address the core 
(current and next) and a which needs to 
rectangular bounding box and communication with 
extracts a core. The core will be other cores inside the JBitsDiff Virtex inserted into the next bitstream. FPGA. An additional (1999) 
connection structure 
" The initial bitstream can be must be provided by the 
generated by a standard design 
flow (e. g. schematic, HDL) or by 
user 
JBits 
" Generate partial bitstreams using " Involves indirect 
information derived from other manipulation and 
JPG tools in the standard flow. slightly more 
(2002) 
Virtex 
cumbersome than the 
" Extract information from design standard flow 
and constraint files within the 
Xilinx standard process 
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Tools Target 
Devices Features Limitations 
" Transform and restructure 
bitstreams to implement run-time 
loadable hardware modules " Require a lot of user 
" Utilize the original bitstream a 
interactions to put the 
PARBIT 
Virtex-E 
, target bitstream and parameters routing resource on 
the 
(2001) including the block coordinates of right place or remove 
the 
the cores unexpected routing 
lines 
which is through the 
" Use a separate options file for partial reconfigured area. 
specifying information about the 
artial bitstream. 
5.1.3 JBits Development Environment 
5.1.3.1 Introduction 
JBits is a set of Java classes developed by Xilinx which provide APIs into the Xilinx FPGA 
bitstream [ 160]. The APIs provide the lowest level interface to the Virtex architecture. This 
interface operates either on bitstreams generated by design tools, or on bitstreams read back from 
actual hardware, which can provide the capability of designing, modifying and dynamically 
modifying the logic on an FPGA. JBits gives the possibility to manually place, route and 
reconfigure an FPGA on a CLB level with relatively simple commands [164]. This makes it very 
suitable for the partial run-time reconfiguration. Additionally, all routing resources are accessible 
by using JBits calls. Because JBits' control is at the CLB level, bitstreams can typically be 
modified or generated very quickly. JBits can be used to construct complete circuits or to modify 
existing circuits [161]. In addition, the object-oriented support in the Java programming language 
has permitted a small library of parameterisable, object oriented macro circuits or cores to be 
implemented. 
The power of using JBits is that it provides the ability to access both the regular logic and the 
configuration logic during the operation. 
5.1.3.2 Programming Model 
The diagram in Figure 5.1 illustrates the essential steps involved in the development of a JBits 
application. These steps include: creating a JBits object, reading the bitstream into the JBits object, 
modifying the bitstream with design data and writing out the design bitstream. The bitstream 
object can be an existing design bitstream file for the design modification or a null bitstream file 
for a new design creation. 
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Create ý Read ý Modify ý Write 
JBits Object Bitstream Bitstream Bitstream 
Figure 5.1 JBits Programming Model 
The steps are explained as follows and the examples are shown in Table 5.2 
Step 1: Create a JBits object 
A JBits object must be constructed with starting a JBits application. The constructor takes one 
parameter - the device type. This constructor builds the device model for the selected part and 
performs various initialisations. 
Step 2: Read the bitstream 
With the method "void JBits. read(String inFileName)", a bitstream file is loaded into the 
constructed JBits object and the bitstream data is mapped into the device model. In addition, the 
configuration memory matches the design setting by the loaded bitstream. After reading the 
bitstream, configuration data in the form of bits may be modified. 
Step 3: Modifying the resources 
Getting the resource configuration 
With the method "void JBits. set(int row, int column, int[][] resource, int[] bits)", the 
configuration data is written into a given FPGA resource. The position of the accessed CLB 
is 
identified by a CLB row and a CLB column. The selected resource is identified by the constant 
which is defined in the Java classes containing the configurable objects. To verify the setting result, 
the get() method is used to read the given resource configuration 
Step 4: Writing the bitstream 
With the method "int JBits. write(String outFileName)", the bitstream file is written 
from the 
constructed JBits object into a file. The output bitstream file reflects the changed resources. 
Alternative to write an output file, the bitstream can be used to configure the FPGA 
directly from 
the memory by using the method "byte[] JBits. getAllPacketsO" which returns all packets 
contained in the bitstream. Also, the method "byte[] JBits. getPartialO" will return packets 
containing a partial reconfiguration with the tracked "dirtyFrames" 
in the configuration memory. 
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Table 5.2 Examples of JBits Programming Model 
Steps Syntax & Example Description 
Create JBits JBits (int deviceType) ; Building the device 
Object JBits jbits = new JBits (Devices . XCV800) ; 
model for the Virtex 
device XCV800 
Read void JBits. read (String inFileName) ; Reading in the bitstream 
the bitstream jbits. read ("infile . bit") ; 
file "infile. bit" 
Modify void JBits. set (int row, int column, Setting the SLICED F1 
the resources int [][] resource, int [] bits) ; input of CLB(3,4) to the 
jbits. set (3,4, SOF1. SOF1, SOF1. S1 x) ; value of SLICET X 
output 
Write int JBits. write(String outFileName) ; Writing an output 
the bitstream j bits . write ("outfile . bit") ; 
bitstream to "outfile. bit". 
5.1.3.3 Run-Time Reconfiguration Using JBits 
JBits is a powerful tool for designing RTR applications. The circuits can be configured at run-time 
by executing a Java application that communicates with the circuit board containing the Virtex 
device. This is made possible by using JBits to specify the design and use the Xilinx HardWare 
InterFace (XHWIF) API to download the design within the same Java application [160]. XHWIF 
is the standard hardware interface to Xilinx FPGA-based hardware which allows users to port 
JBits to new hardware platforms. The XHWIF package supports the Transmission Control 
Protocol/ Internet Protocol (TCP/IP) based remote network access. 
The design flow is illustrated in Figure 5.2. The bitstream input to the Java Application can be a 
null bitstream or a bitstream for an existing design. 
JBits API II JBits Cores 
Design Entry & Design Application 4 Bitstream 
Implementation 
XH 
Design Verification & 
Download 
Figure 5.2 Design Flow - RTR using JBits [ 160] 
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The execution model for this flow is shown in Figure 5.3. The host computer executing the JBits 
application uses the XHWIF interface API to communicate with the Virtex device. For our case 
study of the reconfigurable SoC platform, the host PC executes the JBits application and 
configures the Virtex FPGA on the XSV800 prototyping board using the XHWIF API. This 
enables run-time configuration and reconfiguration of the Virtex device. 
Figure 5.4 (a) shows a typical JBits environment, where the JBits application uses JBits API calls 
to configure and modify the bitstream to specify a digital design. The design can be verified and 
debugged using the verification tool BoardScope [161]. The XHWIF server in Figure 5.4 (b) is an 
application that implements the XHWIF interface, which enables the remote reconfiguration of a 
reconfigurable computing system located anywhere across the network using the TCP/IP protocol. 
This allows multiple users to access the reconfigurable system boards. This concept will be 
explored further in Section 5.3.2 with the aim to implement the small satellite remote on-board 
reconfiguration scheme. 
Figure 5.3 Execution Model - RTR [ 161 ] 
TCP/IP 
JBits I ý___ý XHWIFServer 
n 
JBits 
I 
Boardscope 
II JBits I Boardscope I XHWIF 
HWIFnet 
all i... Reconfigurable 
System 
Reconfigurable I IV 1111 
System 
ý«r-' 
Local Hardware Development Networked Hardware 
(a) (b) 
Figure 5.4 JBits Development Environment [161] 
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5.1.3.4 Partial Reconfiguration Model 
The aim of partial reconfiguration is to only make the necessary changes to a device, which will 
bring the device into a desired configuration. The partial reconfiguration model performs this 
function by determining changes made between the last configuration sent to the device and the 
present configuration in memory. Then it must create a sequence of packets that will partially 
reconfigure the device. After all that, the model will mark the device and memory as synchronised 
and the process will start over again. 
The JBits partial reconfiguration APIs perform the synchronisation functions automatically and 
require no user intervention. The concept of marking frames as "dirty" is used to determine which 
frames need to be included in the partial reconfiguration packet sequence. A packet is marked as 
"dirty" by any use of the JBits. set() call or by multiple calls of the readPartial() command. 
5.2 Partial Run-Time Reconfiguration of the System-on-a-Chip On-Board Computer 
The methodology, which is proposed for the partial RTR of the SoC-OBC, and the related 
problems will be discussed in this section. Also, a design flow will be given. 
5.2.1 Problem Analysis 
The layout of the system 
The system consists of the static part, the reconfigurable part and the bus Macro. The static part is 
comprised with the microprocessor IP core and other basic SoC peripheral core. The 
reconfigurable part is composed by other IP cores (e. g. algorithm cores) which can be decided 
according to the different mission requirement. In Figure 5.5(a), a possible layout is given. The 
reconfigurable part is divided to four areas. Every area contains one IP core at one time and can be 
partially reconfigured with other IP cores which fit in this area. The area 3 can contain the core 
which does not need to communicate with other cores. However, the Virtex FPGAs' smallest 
configuration unit is a frame which is the full height of the FPGA. This indicates: if the area 3 is 
required to be reconfigured, the area 4 is forced to be reconfigured at the same time. If the core in 
the area 4 uses LUTs to implement the registers, this partial reconfiguration would destroy the 
status of the registers in the area 4. Therefore, this layout is not valid with the Virtex FPGAs 
architecture. It should be changed to the layout in Figure 5.5(b) -- every reconfigurable area must 
occupy the full height of the FPGA. In other words, every reconfigurable IP core height is always 
the full height of the device. 
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From the layout shown in Figure 5.5 (b), it is obvious that constraining the design is very 
important. The reconfigurable module could be added, updated and removed from the design. 
Meanwhile, the static part should not be changed at all. Therefore, the static part and the dynamic 
part must be clearly separated. Consequently, the constraints should include not only the 
placement of logic blocks but also the routing resource. The following issues must be concerned: 
9 Defining the positions of the static part and the dynamic part 
" The routing of the static part must not pass the dynamic part 
0 Keeping the routing of the dynamic part in the pre-defined area 
Floorplanning is the process of identifying structures that should be placed close together, and 
allocating space for them in such a manner as to meet the sometimes conflicting goals of available 
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space (cost of the chip), required performance, and the desire to have everything close to 
everything else [162]. It is also the process of manually placing blocks of logic in an FPGA where 
the goal is to increase density, routability, or performance [163]. 
To define the IP cores' size, shape and position is one of traditional abilities from the Xilinx 
floorplanning tool - Floorplanner. However, constraining the routing resource was not of easy 
thing ever. Before Xilinx released ISE 5. i in Winter 2002, its mainstream EDA tools (Foundation 
series) don't have the constraints for the partial reconfiguration. Therefore, some works [ 164] [1651 
have been done by using the JBits RTP anti-core acting as the placeholder for the partial 
reconfigurable core. The anti-core has the same connections as the real partial reconfigurable core. 
It can be instantiated in VHDL as a black box. The anti-core design flow is shown in Figure 5.6. In 
the anti-core, the SRL16 component is a variable length shift register. It occupies most of the 
resources within a single Virtex LUT that no other logic elements can be placed there. 
Step 1 
Produce the anti-core in 
EDIF format 
Step 2 
Instantiate the anti-core 
in the HDL 
Step 5 
Figure 
Insert the RTP core into 
the configuration 
Flow [164 
Step 3 
Produce a configuration 
from circuit which 
includes the anti-core 
Step 4 
Remove the logic and 
the routes of the anti- 
core 
However, the anti-core cannot consume all the routing resources in this area. Therefore, this 
method involves the indirect manipulation and needs a lot of manual work from the user. 
AREA GROUP constraint for ISE 5. x and 6. x has the attributes to restrict the area of routing 
resources used to implement the area group. AREA_GROUP is a design implementation 
constraint that enables partitioning of the design into physical regions for mapping, placement, and 
routing [166]. With the syntax "AREA_GROUP groupname MODE = RECONFIG" 
for ISE 6. x, 
PAR reads the value RECONFIG and uses only those routing resources that can 
be driven within 
the reconfigurable region. In the other word, the reconfigurable IP core would not consume 
device 
resources that lie outside of the boundary of the defined region. This attribute also can 
be used for 
the static part to keep the routing in its own range. For previous versions of 
ISE, this syntax is 
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"AREA_GROUP groupname ROUTE_AREA = RECONFIG DISALLOW BOUNDARY CROSSING 
RECONFIG MODE". 
An example is shown in Figure 5.7. The rectangular range of the module UI is from CLB(1,41) to 
CLB(56,64). Then the routing resources available for UI are only in the range of the shade area. 
AREA GROUP "AG U1" RANGE = CLB R1C41. CLB R56C64, 
AREA GROUP "AG U1" MODE - RECON FIG. 
einsam am RAM 
r' 
CLB{ 1.41 
GLB(56,64 ) 
U1 
Figure 5.7 An Example of Partial Reconfiguration Area Constraint 
Communication between the IP cores 
The communication among IP cores is provided by a bus structure - Bus Macro that provides the 
exchange of data and control signals during reconfiguration. AMBA on chip bus might be as one 
of the solutions. Then the reconfigurable IP core would have the AMBA interface and be used as a 
plug&play component on the AMBA bus. Xilinx has proposed a bus macro structure for its partial 
reconfiguration flow. It is used as fixed data paths for signals going between a reconfigurable 
module and another module (Figure 5.8). 
Reconfigurable 
Reconfigurable Bus or 
Module Macro Fixed 
Module 
Figure 5.8 Bus Macro Used for Inter-module Communication [167] 
The bus macro has the following features: 
"A fixed routing bridge 
0 Pre-routed hard macro 
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" Not changing from compilation to compilation 
" Specifying the exact routing channels 
" 3-state buffers hooked up 
Under some circumstances, when a reconfigurable IP core does not occupy either the leftmost or 
rightmost slice column and it is necessary for it to use the I/O pins on the leftmost or rightmost 
edges, the bus macro must be used to provide the connection not the direct routing (Figure 5.9). 
Bus 
Macro 
Reconfigurable Reconfigurable 
or or 
Fixed Fixed 
Module Module 
U1 U2 
ee eý H1T 111© 
Figure 5.9 An Example of the Bus Macro Usage 
Manipulate the partial bitstream file 
The partial RTR of Virtex FPGAs is accomplished in either slave SelectMAP mode or Boundary 
Scan (JTAG) mode. With the partial RTR design flow [ 167] for Virtex and Virtex 11 released by 
Xilinx in May 2002, its mainstream EDA tool can manipulate to generate the partial 
reconfiguration bitstream file systematically. Instead of resetting the device and performing a 
complete reconfiguration, new data is loaded to reconfigure a specific area of a device, while the 
rest of the device is still in operation. A partial reconfigurable bitstream can be created with 
BitGen using the NCD as the input for every reconfigurable IP core. The NCD file contains a 
physical description of the design mapped, placed and routed in the target device. 
As discussed in Section 5.1.3, JBits is a set of APIs to manipulate the Xilinx configuration 
bitstream. JBits allows Java applications to dynamically modify Xilinx Virtex bitstream. Its latest 
version (JBits 3.0) supports Virtex II series FPGAs. The partial reconfiguration model in JBits will 
determine changes made between the last configuration sent to the device and the present 
configuration in memory. Then it must create a sequence of packets that will partially reconfigure 
the device. After all that, the model will mark the device and memory as synchronised and the 
process will start over again. 
101 
Chapter 5 Design Methodology for On-Board Pautial Rl1/? -7i/>>, 
5.2.2 Design Flow 
JBits is a low level APIs. To build a large SoC using JBits standalone, the only way is to build it 
up using small Run-Time Parameterisable (RTP) cores from the JBits RTPCore library. There is 
no easy way to use the direct VHDL codes of a large block because many resources have to be 
coded and handled manually. SoC-OBC is a complicated SoC designed in VHDL. JBits does not 
provide a simple way to map between the HDL logic and the target CLB or hardware resource so 
as to modify it. 
A combined design methodology should be proposed to implement the RTR of the SoC-OBC, 
which merge the traditional VHDL design flow with the JBits design flow. This section will 
explain this combined design methodology for the RTR of the SoC-OBC. 
The design flow shown in Figure 5.10 consists of a static part and a dynamic part [168]. The static 
part is used to implement that part of the logic, which is not changed at run time. This includes all 
the logic that interfaces to the dynamic part. Furthermore, it initialises the dynamic part of the 
design, by either generating a basic structure that will be changed in a later phase, or reserving an 
empty area for the dynamic part to be placed. 
The static part follows Xilinx module-based partial RTR flow using the mainstream tools 
including synthesis tools (e. g. Synplify or Xilinx XST), Xilinx P&R tools (e. g. ngdbuild, map, par, 
netgen and bitgen) and Xilinx downloading tool (e. g. iMPact). 
Design Entry 
HDL Entry/Synthesis 
(Top-Level Design) 
Design Entry 
Initial Budgeting HDL Entry/Synthesis 
(Top-Level Design) (Module) 
Active Module 
Implementation 
(Module) 
Mapping 
Placement 
Routing 
Final Assembly 
(Top-Level Design and 
Modules) 
Mapping 
Placement 
Routh- 
-J 
Download to the FPGA 
Static Dynamic 
JBits 
APIs 
Full Bitstream 
Partial Bitstream 
I...... n 
L, 
User JBits Application 
XHWIF Hardware 
Interface 
Figure 5.10 Design Tool Flow for Dynamic Reconfigurable Logic 
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The dynamic part of the design controls the remote configuration of the FPGA during operation of 
the application and the tool JBits is used for this. With JBits, the programming bitstream of the 
FPGA can be altered easily with relatively simple commands as explained in Appendix A. 3. The 
JBits functionality is used in a main JAVA application that implements the user interface of the 
SoC and controls the reconfiguration. The JAVA application has to communicate with the 
hardware using the XHWIF [161,169]. It permits simple porting of JBits to the hardware. It 
includes methods for reading and writing bitstreams to FPGAs. Via the hardware interface, the 
vendor specific C-functions for communicating with the board can be used in the user Java 
application. In addition, JBits will be used to implement the remote partial RTR. 
5.2.3 Discussion 
When using either of the methods, problematic aspects of operating in space and other design 
issues have to be considered, which are explained as follows: 
" The JBits API requires the Java Development Kit (JDK/JRE 1.2) as the execution support 
system. Due to on-board memory limitation, it is difficult to run such a support system in space 
environment. The details will be discussed in Section 5.3.2. 
" Issues of uploading configuration bitstream files: LEO satellites have the traditional 
communications problems. Because LEO satellites are only visible for 10 minutes at a time, six 
times a day. Normally, the uplink rate of small satellite is often of low baud rate - from 
9.6Kbit/s to 16Kbit/s. For some small satellite platforms, the uplink can reach 128 Kbit/s. This 
is not a good match to the relatively large configuration files of the order of 1 Mbit required for 
modern FPGAs. For example, the configuration file (. BIT) for the Virtex FPGAs is over 1 Mbit 
(1.76 Mbit for a XCV300,4.72 Mbit for a XCV800). For the Virtex II FPGAs, it is even much 
bigger than that level. It is difficult to upload such a big file via the low uplink rate, although 
the partial configuration file is much less than the complete one. A solution to this problem is to 
compress the configuration file before uploading and to decompress it after uploading. 
Uploading compressed configuration will bypass the low baud rate problem. Even using the 
normal compressed algorithm, a BIT file can be compressed up to around 25 percent of the 
original BIT file. For a SoC-OBC design target to XCV800 implemented in Chapter 3, the 
complete configuration file can be compressed from 4.72 Mbit to 1.08 Mbit. The worst 
situation is that the complete configuration file is uploaded. It would take about 112 seconds to 
upload this compressed BIT file except the overhead information during the transmission. 
5.3 On-Board Run-Time Reconfiguration Schemes 
Based on the combined design flow in Section 5.2.2, two schemes for on-board SoC partial RTR 
have been proposed by the author and published in [170]. The basic scheme can generate the 
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partial reconfiguration bitstream file, which is uploaded to small satellite. The On-board part of 
this scheme will reconfigure the SoC-OBC by downloading this partial bitstream file. 
Compressing the bitstream is an efficient method to avoid the problem caused by the low uplink 
baud rate. The basic scheme can generate the partial reconfiguration bitstream file, which is 
uploaded to small satellite. The on-board part of this scheme will reconfigure the SoC-OBC by 
downloading this partial bitstream file. Compressing bitstream files is an efficient method to avoid 
the problem caused by the low uplink baud rate. The client-server scheme is used to do the remote 
partial run-time reconfiguration from the ground segment to the on-board segment. This section 
will discuss them in detail. 
5.3.1 On-Board Run-Time Reconfiguration - Basic Scheme 
Design Concept: The first stage of the development of a Reconfigurable SoC is to implement the 
local partial RTR for the SoC-OBC. A basic scheme is illustrated in Figure 5.11. There are several 
different architectures designed for using reconfigurable computing (Section 2.3.2). The primary 
variation is the degree of coupling (if any with a host, which is responsible for controlling the 
reconfigurable logic [171]). 
Ground 
Full Bitstream 
Zipped Bitfile 
Compress 
Partial Bitstream 
Uplink 
On-Board 
RAM Flash 
SoC-0BC 
Configuration and 
Virtex FPGA Readback Controller 
Anti-Fuse FPGA or 
Microcontroller 
Figure 5.11 On-Board SoC Partial Run-Time Reconfiguration - Basic Scheme 
" Ground Segment 
The full bitstream for the complete SoC-OBC design and the partial bitstreams for every 
reconfigurable IP cores should be generated though the static design flow illustrated in Section 
5.2.2. These bitstream files would be save to on-board memory before the launch. Suppose 
one of the reconfigurable IP core needs to be updated or a new reconfigurable IP core is 
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desired to be added to the SoC-OBC. Then a new compressed partial bitstream file will be 
uploaded through the uplink. 
" On Board 
Device Configuration 
As shown in Figure 5.12, a configuration controller is necessary to handle the full and partial 
configuration of the Virtex FPGA. As mentioned in Section 5.1, for the partial reconfiguration 
of the Virtex series FPGAs, only the SelectMAP (8-bit) and JTAG (1-bit) ports are supported. 
Xilinx recommended to use a CPLD or a microcontroller coped with memories for the 
configuration in its application notes [ 172] [173] [174] (Summarised in Table 5.3). 
Table 5.3 Configuration Controller for the Virtex Series FPGAs 
Configuration Controller Configuration Mode 
CPLD " Serial Configuration Mode 
" SelectMAP Mode 
Embedded Controller " JTAG 
However, the CPLD cannot manage the related work with updating the partial reconfiguration 
bitstream. Therefore, using a microcontroller is the solution. In [ 144], an ISP controller, 8051, 
is recommended to configure the device via the JTAG port (Black part in Figure 5.12). For 
small satellite applications, we suggest to combine the 8051 controller and the 74x373 latch 
into a radiation-hardened Anti-Fuse FPGA by using the soft VHDL IP cores. 
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Figure 5.12 Using Controller to Configure the Virtex FPGA through the JTAG Port 
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SEU Mitigation Aspects 
In Section 3.3, the SEU mitigation techniques have been reviewed. Although Xilinx suggests 
using scrubbing and TMR techniques together to correct the SEU errors, we still think 
scrubbing is not a good method in that there is an interval time between scrubs. For example, 
in [132], if a bit upset rate was assumed as once per hour and a configuration clock frequency 
of 10MHz, then the unit of time between scrubs should be once every six minutes. We can see 
a potential problem here: if an SEU error happened on the device at the second minute after 
the previous scrub, the microprocessor in the SoC-OBC might be dead for up to 4 minutes 
until to the next scrub in case of the worst situation. 
Therefore, we decide to use the TMR on the register level to protect the user logic. Instead of 
using the readback and comparison method which is explained in Section 3.2.3.2, we choose 
an alternative method to detect the SEU errors - CRC frame check. The reason is that the 
readback and comparison method requires the use of a mask file (. msk) and readback file 
(. rbb) each of which are equal in size to the original bitstream [132]. This would triple the 
amount of system memory and not desirable for space applications. The CRC frame check 
method was developed by the Los Alamos National Laboratories [132]. A new 16-bit CRC is 
generated for each frame during the readback and compared to the expected CRC result. If the 
CRC value is not corrected, then this frame will be rewritten to the FPGA to correct the SEU 
error through the partial reconfiguration. Therefore, the FlashRAM shown in Figure 5.13 
should be partitioned to save the bitstreams and the CRC values for every frame pre-generated 
in software. Because our system can accept updates for the FPGAs' bitstream, the 
configuration controller should be able to generate the new CRC values on-board for the 
updated bitstream. 
Full Bitstream 
Partial Bitstream 1 
. 
. 
. 
Partial Bitstream n 
. 
I 
I 
Figure 5.13 Partition of the On-board Memory 
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The SEU mitigation techniques used for the SoC-OBC has been summarised in Table 5.4. 
Table 5.4 SEU Mitigation for the SoC-OBC 
Techniques Function 
TMR on the register level Protect the user logic 
CRC Frame Check SEU detection 
Partial Reconfiguration SEU correction 
Functions of Configuration and Readback Controller 
According to the previous discussion, we can clarify the functions which the configuration and 
readback controller should provide: 
1. The interface to the memory components 
2. The SelectMAP or JTAG port to the Virtex FPGA 
3. Readback and configuration manipulations (e. g. loading the partial bitstream on-demand) 
4. Unzip the compressed bitstream received from the ground 
5. CRC calculator for the updated bitstream and the readback frames 
6. CRC comparator for comparing the readback frame CRC with the expected one saved in 
the memory 
" Features 
This scheme allows implementing local Partial Run-Time Reconfiguration of SoC-OBC for 
the following situations: 
Updating the on-board SoC design 
" Fixing a design bug: Fixing a design error of some IP core. 
f Adding the new functions or updating some function for a new version: For example, 
modification of some parts of the peripheral circuit in the SoC to increase the speed 
of data processing 
¢ Fault masking and bypassing a fault to allow the system to continue to operate (e. g. 
bypassing a failed memory block) 
¢ SEU mitigation 
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5.3.2 On-Board Run-Time Reconfiguration - Client-Server Scheme 
Design Concept: The SoC-OBC can be partially run-time reconfigured in a remote way. It runs 
the Java Runtime Environment (JRE) and communicates with the ground station via Internet 
protocols (TCP/IP). This SoC-OBC acts as an equivalent to an application server (hardware 
configuration), allowing client Java programs to run on the server and use its resource, including 
local (on-board) and remote access (from the ground) (Figure 5.14). In the most common World 
Wide Web client-server model, the "client" is an Internet user's Web browser; the "server" is the 
Web service from which the user wants information (Figure 5.14 a). When the user clicks on a 
menu item in the browser, the client (browser) sends a request to the server, which responds by 
sending back a Java applet to be run on the client machine. In this scenario, ground control on 
Earth wishes to run a Java program to communicate with the reconfigurable hardware on-board the 
satellite (the server) for executing the hardware reconfiguration. 
Respond 
Server 
TCP/IP 
VI Request 
Client 1 Client 2.. Client n 
Two -Tier Client/Server Architecture 
(b) 
Figure 5.14 On-Board SoC Run-Time Reconfiguration - Client-Server Scheme [ 170] 
This design is based on JBits introduced in Section 5.1.3. In this scheme, the partial RTR of the 
Virtex based SoC-OBC is achieved by integrating JBits and the Xilinx hardware interface 
(XHWIF) API. The SoC-OBC can be accessed via any TCP/IP network using the XHWIF 
interface remote access capability. When porting a SoC-OBC board to the XHWIF, Java 
Native 
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Interface (JNI) is used to accomplish Java program and C programs. The Java program contains 
the board description code. The C programs contain the native methods which are system 
dependent functions providing access to the hardware. 
Table 5.5 and Figure 5.15 show the simulation environment accordance with the Client-Server 
Scheme. 
Table 5.5 Simulation Environment (Ground) accordance with Client Server Scheme 
Client-Server Scheme Simulation 
Ground Station (Client) PC (Client) (Yellow) 
" Uplink and downlink " Long distance network (TCP/IP) 
" Java Applications " Java Applications 
" JBits Environment " JBits Environment 
" XHWIFnet " XHWIFnet (Java, C program) 
Small satellite (Server) PC (Server) (Green) 
" Java Chip " Java Virtual Machine (JVM) 
" XHWIFServer and XHWIF " XHWIFServer and XHWIF (Java, C program) 
Reconfigurable Target Reconfigurable Target 
" On-Board RTR SoC XESS prototyping board 
a 
Client -Ground 
XHWIFServer 
XHWIF 
iM lila 
Server - Satellite XESS XCV-800 
Prototyping Board 
Figure 5.15 Simulation of Client-Server Scheme of On-Board SoC RTR 
Java Implementation Options: JBits is based on SUN JAVA run-time environments. The full 
Java platform includes all of the Java run-time libraries and is intended for desktop 
implementations. Personal Java is a stripped-down version; the designer can choose which 
components to include. Embedded Java is even smaller. Normally, the Java Virtual 
Machine runs 
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on top of an operating system. Sun Microsystems provide the Java OS, an operating system 
dedicated to Java, with the possibility of reducing the overhead and speeding up operation by 
eliminating several translation steps between the running program and the OS. The Java OS alone, 
with no application support, is reported to fit in 128 Kbytes of RAM and 512 Kbytes of ROM. 
With full application support but no windowing interface (unnecessary on the satellite), about 4 
Mbytes each of RAM and ROM are required. It is obvious that this system requirement is difficult 
for Small satellite on-board resources. As an alternative to the software-based Java Virtual 
Machine, several chips are available that implement Java bytecodes directly. Coupled with the 
Java OS, a Java chip offers the ultimate solution for high performance in a small size. Some of 
these chips can run Java programs at speeds rivalling that of traditional CPUs. 
5.3.3 On-Board Run-Time Reconfiguration - Client-Server with CORBA Scheme 
This section discusses the extended client-server reconfiguration scheme using the CORBA. 
CORBA is a part of the Object Management Architecture (OMA) established by the Object 
Management Group (OMG). Its aim is to "provide a common architectural framework for object- 
oriented applications based on widely available interface specification. " 
The role of CORBA in this scheme is similar to the role of switching offices in the telephone 
system [175]. When the telephone was invented, separate wires had to be provided to all other 
houses if a telephone owner wanted to talk with other telephone owners, as shown in Figure 5 (a). 
Then the model of a centralised switching office was introduced to reduce the wires between the 
telephone owners, as shown in Figure 5 (b). At present, the multi-level hierarchy switching offices 
are used to offer the connection, switch and management in the telephone system. 
nn1 
Y 
`j 
(a) (b) 
0Q Switching Offices 
(c) 
Figure 5.16 Evolution of the Telephone System Topology [175] 
CORBA is an object-oriented architecture. It defines the Interface Definition Language (IDL) and 
the APIs that enable client/server object interaction within a specific implementation of an Object 
Request Broker (ORB) [176]. An ORB is a software component aimed to facilitate communication 
between objects. The system using the CORBA is a three-tier client/server architecture shown in 
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Figure 5.17 compared to the two-tier architecture shown in Figure 5.15 (a). IDL specifies 
interfaces between CORBA objects and the interfaces described in IDL can be mapped to any 
programming language. In addition, CORBA provides versatile services, such as security service, 
life cycle service, naming service, etc, which can offer a robust environment to the users. 
Server 
Figure 5.17 Three-Tier Client/Server Architecture 
CORBA enables applications to communicate with one another no matter their locations or 
designers. In other words, CORBA can provide two main advantages - platform independence and 
language independence, as shown in Figure 5.18 [177]. The Internet Inter-ORB Protocol (IIOP) 
was added to CORBA 2.0 as a backbone protocol, which is aimed to offer the interoperability and 
combines TCP/IP with some CORBA-defined message exchanges. 
Figure 5.18 CORBA Architecture Based on the Internet Inter-ORB Protocol [ 177] 
As discussed in Section 5.1.3, the XHWIF interface provides a remote access ability, which allows 
applications to manipulate the FPGA from the remote location. A TCP/IP networking connection 
is required to access the remote hardware. As shown in Figure 5.19 (a), at the server segment, the 
"XHWIF Server" is run on the computer, which is connected to the hardware target. This server 
waits for a network connection from a remote XHWIF application and performs all hardware 
access functions for the remote application. 
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At the client segment, the XHWIF application connects to the server via a TCP/IP network using 
the XHWIFNet remote interface, which operates, identically to other XHWIF direct hardware 
interfaces. The utilisation of CORBA for this remote partial reconfiguration scheme is illustrated 
in Figure 5.19 (b). Application, XHWIFNet and XHWIFServer are all the CORBA objects. The 
application and the XHWIFServer are still regarded as the client and the server respectively. 
However, the XHWIFNet is used as the middleware at the application layer. 
Client Server 
XHWIFServer. class E Application TCP/IP 
XHWIFNet. class XHWIF 
(a) 
Client MiddleWare Server 
Application XHWIFNet. class XHWIFServer. class XHWIF - 
III, 
IDL IDL IDL 
CORBA HOP ORB 
(b) 
Figure 5.19 Conceptual Architecture of Remote Partial Reconfiguration -Extended JBits 
Networked Model with CORBA 
The detailed 3-tier client-server scheme with CORBA for the run-time reconfiguration of the 
proposed on-board platform is shown in Figure 5.20. Tier 1 and Tier 2 belong to the ground 
segment. Tier 1 contains the partial run-time reconfiguration applications, which are CORBA 
client application objects. These objects can be technically anywhere on the ground. The 
CORBA/IIOP is used for Java client-to-server and server-to-client communications. Tier 2 runs on 
any server on the ground, which services CORBA clients in Tier 1. The XHWIFNet object acts as 
middle-tier application servers for Tier 1 application objects and acts as clients for Tier 3. In 
Figure 5.20, the on-board segment is represented by a LEO constellation of three small satellites, 
each containing the SoC platform target. A reduced complexity mini-ORB is employed due to 
resource restrictions on-board spacecraft. The mini-ORB contains a set of tailored CORBA 
functions. The XHWIFServer is the remote CORBA server object (in space) and the hardware 
target can be accessed via the XHW1FServer. 
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Figure 5.20 On-Board Run-Time Reconfiguration - Client-Server Scheme with CORBA 
5.4 Conclusion 
Through the investigation, it is clear that RC technology is very significant for space applications. 
RTR is implemented through SRAM-Based FPGAs. This kind of media is vulnerable to damage 
by SEUs in space environment. Because of the traditional and conservative design concept of 
small satellites, RTR has not been utilized very often for on-board space applications. The main 
application of RC in space has been to implement different algorithms for high-speed image 
processing. An Australian experiment (FedSat) of reconfigurable computing is currently under 
investigation. Its aims are to see what kinds of mishaps the board encounters in space and to see 
how reconfigurable logic can adapt to them. 
Combined with other COTS technology (e. g. SoC, network communication), RTR will make small 
satellites on-board data handling go into a revolutionary stage. 
The Xilinx Virtex QPro FPGA is chosen as the target to implement the SoC-OBC for its large 
capacity, high ability for SEU mitigation, its SRAM-based structure and reconfiguration capability. 
Scrubbing is the simple method to correct SEU in space. There is no need to save additional 
readback files of the Virtex FPGAs in the on-board memory using scrubbing. This point is very 
significant, because on-board memory is always limited. However, scrubbing cannot correct the 
SEU errors right after the errors happen because of the interval time between two scrubbing events. 
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Therefore, the CRC frame check method combined with the TMR on the register level is a suitable 
way. 
The traditional VHDL-based design method cannot efficiently support the RTR of the on-board 
SoC-OBC standalone. Then a combined methodology is proposed, which merges the traditional 
VHDL design flow with the JBits design flow. 
Three schemes have been proposed for small satellite On-Board SoC Run-Time Reconfiguration - 
the basic scheme, the Client-Server scheme and the Client-Server with CORBA scheme after 
analysing the RTR methods of Virtex FPGAs. 
The basic scheme can generate the partial reconfiguration bitstream file, which might be uploaded 
to small satellite. The On-board part of this scheme will reconfigure the SoC-OBC by 
downloading this partial bitstream file. Compressing the bitstream is an efficient method to avoid 
the problem caused by the low uplink baud rate. 
The client-server scheme will use JBits to control the complete run-time reconfiguration from the 
ground to the on-board. This scheme utilizes the Java and Internet technologies (TCP/IP) which 
can offer an infrastructure for the economical development of future small satellite OBC systems. 
An OBC incorporating the Java Virtual Machine can have the built-in machinery to upload and 
execute Java program in a safe and secure way, allowing convenient reprogramming and 
reconfiguration of the on-board hardware. Use of Java as an implementation language will obviate 
the need to upload the big bitstream file directly. However, successful implementation of this 
model requires that many practical design issues be explored and resolved. Design of the on-board 
system must be carefully considered and depend on the support of the commercial CAD tools. The 
Internet model will work only if the suitable protocols are available and properly interfaced. 
CORBA is another COTS technology applied to this reconfigurable system-on-a-chip platform 
intended to provide a standardised method to the management of the remote reconfiguration. A 
client-server with CORBA scheme for multiple-access network-based partial reconfiguration has 
been proposed. An extended JBits model with CORBA has been developed. 
One of the requirements of the modern small satellite design is the need to implement a complex 
system with the high stability, reliability and versatility. Therefore, some efforts have been made 
to move platform functionality from hardware to software in order to improve the mass ratio and 
to reduce the platform power budget. However, for some high-speed on-board applications, the 
software is not a feasible solution but the hardware. Our FPGA-based SoC-OBC solution can meet 
these requirements. Its reconfigurable resources can provide the high-speed data processing ability 
compared to the software solution. Meanwhile the partial run-time reconfiguration allows the 
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system to be highly flexible. Further, use of CORBA will make this solution to be one of the 
members who use the standard communication and management approaches. 
These schemes will materialise the advantages of reconfigurable computing technology (explained 
in Section 2.3) for on-board data handling and processing. In the next chapter, the results of 
experimental works will be illustrated and discussed. 
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Chapter 6 
Demonstration of the On-Board Partial Run- 
Time Reconfiguration Methodology 
6.0 Introduction 
In this chapter, the implementation of the run-time reconfigurable basic and remote scheme will be 
verified by an experimental circuit. Three experiments have been done to practically demonstrate 
these two schemes by using the XSV800 board. In Section 6.1, the first experiment is related to 
use the Xilinx module-based partial RTR design flow to manipulate the design procedure 
including the design entry, the design partitioning and the partial bitstream generation. These are 
done by using the mainstream EDA tools: Synplify Pro 7.7 for the synthesis and ISE 6.2i for the 
place and route. The Xilinx configuration application, iMPACT, controls the partial RTR 
reconfiguration of the Virtex FPGA. In Section 6.2, the second experiment uses a developed JBits 
application to implement the partial RTR of the Virtex FPGA. These two experiments are to verify 
the concept of the basic scheme. Another experiment explained in Section 6.2 is to implement the 
remote partial RTR for the Virtex FPGA by a developed JBits application. Both applications are 
based on the Xilinx JBits API 2.8. 
6.1 Module Based Partial Run-time Reconfiguration 
In Section 5.2.2, we have described our design flow for the partial run-time reconfiguration. The 
static part is following the Xilinx module-based partial RTR design flow which mainly consists of 
three phases: Initial Budgeting, Active Module and Final Assembly. During Initial Budgeting phase, 
the top-level constraints are assigned to the top-level design. The second phase corresponds to 
implement every individual IP core (module). During the last phase, the top-level design and the 
implemented modules are assembled into to one design. All the design steps can be run through 
the automatic batch processing files. 
In this chapter, an experimental circuit has been used for the proof of the partial RTR concept. If a 
more complex circuit is partially reconfigured, the issues about the layout of the system have been 
discussed in Section 5.2.1. The AMBA bus should be investigated to be implemented as a hard bus 
macro. Consequently, the reconfigurable modules can be plug&play with the AMBA interface. 
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6.1.1 A Case Study Circuit 
An experimental circuit is used to verify the basic and Client-Server schemes of the partial RTR. 
As shown in Figure 6.1, the circuit consists of three parts: a frequency divider, a 16-bit counter and 
a 2-bit adder or multiplier. The divider and the counter are partitioned into the static part. The 
reconfigurable part is reprogrammed by the adder or multiplier core alternatively through the 
partial RTR. The four least significant bits of the counter are used as the inputs of the 
adder/multiplier. 
Reconfigurable Part 
clk Frq C[3: 2] 
Frequency No. 16-Bit A[1: 0] 2-Bit 
Q[2: 0] Divider Counter B[1: 0] Adder 
reset C[1: 0] IL 
reset 
Part 
Rec 
-_teset- 
1,7 
clk F ir Frq C[3: 2] 10 Frequency 16-Bit A[1: 0] 2-Bit Q[2: 0] Divider Counter B[1: 0] Multiplier 
reset 
1 -1 
C[ 1: 0] 
1 
--1 
clk Frq C[3: 2] 
Frequency 16-Bit A[1: 0] 2-Bit 
Q[2: 0] 
Ip. Divider Counter B[1: 0] Adder 
reset C[1: 0] IL 
reset 
Partial Run-Time 
Reconfiguration 
iI reset 
Reconfigurable Part 
Static Part 
Figure 6.1 A Demonstration Circuit of a Partial Run-time Reconfiguration System 
In order to verify the experimental result, the outputs of the counter and the adder/multiplier are 
connected to the 10-segment bar on the XESS prototyping board. In that BARO, BARI and BAR9 
have been reserved for the FPGA's system pins, only 7 segments can be used to demonstrate the 
outputs. The corresponding positions (C[3: 0] 4 BAR[5: 2] and Q[2: 0] 4 BAR[6: 8]) have been 
shown in Figure 6.1. Table 6.1 has shown the truth table of the reconfigurable part. The input 
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frequency is 50 kHz and the output of the frequency divider is 10Hz. Consequently, we can see the 
display on the bars clearly. 
Table 6.1 Truth Table of the Reconfigurable Part (Adder/Multiplier) 
A[1: 01 B[1: 01 Adder Output 
Q[2: 0] 
Multiplier Output 
Q[2: 01 
00 00 000 000 
00 01 001 000 
00 10 010 000 
00 11 011 000 
01 00 001 000 
01 01 010 001 
01 11 100 011 
10 00 010 000 
10 01 011 010 
10 10 100 100 
10 11 101 110 
11 00 011 000 
11 01 100 011 
11 10 101 110 
11 11 110 001 
6.1.2 Initial Budgeting Phase 
The Initial Budgeting phase begins with the analysis of the design entry. As discussed in Section 
5.2.1, the communication between the static module and the reconfigurable module is through the 
bus macro. In this design flow, the bus macro provided by Xilinx is used. Because the bus macro 
should be instantiated in the top-level design, it is very important to decide the numbers of bus 
macros required in the design. This bus macro is a pre-defined, pre-routed component. Its physical 
implementation is shown in Figure 6.2. Obviously, it consists of eight three-state buffers and can 
provide a 4-bit bus. The direction of each signal on the bus is decided by the three-state enable 
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input which is active low. For example, if LT[O] and RT[O] are set to "0" and "1" respectively, 
then the signal direction is left-to-right (dashed line in Figure 6.2) and the bus provides the 
connection between RO[O] and LI[O]. 
LO[3: 0] 
LI[3: 0] 
LT[3: 0] 
Figure 6.2 Physical Implementation of the Bus Macro [ 167] 
RO[3: 0] 
RI[3: 0] 
RT[3: 0] 
The bus macro must straddle the dividing line between the two modules. It is a Relationally Placed 
Macro (RPM) and can be assigned the position in the Floorplanner. The bus macro has the 
following features: 
"A fixed routing bridge 
" Pre-routed hard macro 
" Not changing from compilation to compilation 
" Specifying the exact routing channels 
" Eight 3-state buffers hooked up 
The design layout of the experimental circuit in the target FPGA is illustrated in Figure 6.3. Three 
bus macros are needed in this design. The bus macro 0 (BM_0) provides the connection from the 
outputs of the counter to the inputs of the adder/multiplier. The outputs of the counter would be 
displayed on the bar of the prototyping board. The pins connected with the bar are all on the right 
edge of the FPGA. In addition, the two modules use the separate reset signals, which can initialise 
the state of the reconfigurable module independent of the static module. Both reset signals are 
locked to the pins connected to the pushbuttons on the XESS board which are on the right edge of 
the FPGA too. Therefore, another bus macro (BM_1) is used to provide the connection between 
the counter and the pin on the rightmost. By the same reason, the "pass through" connection 
between the outputs of the counter and the bar are supplied by the bus macro 2 (BM_2). 
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Figure 6.3 Design Layout of the Experimental Circuit in the Target FPGA 
According to the above analysis, the adder and the multiplier must have the same entity wrapper 
(shown in Figure 6.4) for the partial RTR which should contain the required signals for the static 
part in Figure 6.3. Obviously, two full FPGA designs should be generated. One is the counter plus 
the adder (rc_top. vhd). The other is the counter plus the multiplier (rc_top I. vhd). 
add 
cik 
reset 
Reset Counter in 
A[1: 0] 
B[1: 0] 
Counter out in[3: 0] 
Reset-Counter-out 
d[3: 0] 
Bar_Counter[3: 0] 
U1 
mult 
clk 
reset 
Reset Counter in 
A[1: 0] 
B[1: 0] 
Counter out in[3: 0] 
Reset-Counter-out 
d[3-. 0] 
Bar_Counter[3: 0] 
UI 
component add 
PORT( 
A: in std_logic_vector (1 downto 0); 
B: in std_logic_vector (1 downto 0); 
clk : in std logic; 
reset : in std 
- 
logic; 
d : out std_logic_vector (3 downto 0) 
Counter_out_in : in std_logic_vector (3 downto 0); 
Bar_Counter : out std_logic_Vector (3 downto 0 
Reset_Counter_in : in std-logic; 
Reset_Counter_out : out std-logic 
end component; 
attribute syn_black_box of add : component is true; 
component mult 
PORT( 
A in std_logic_vector (1 downto 0); 
B in std_logic_vector (1 downto 0); 
clk : in std - 
logic; 
reset : in std - 
logic; 
d: out std_logic_vector (3 downto 0; 
Counter_out_in : in std_logic_vector (3 downto 0); 
Bar Counter : out std_logic_Vector (3 downto 0 
Reset_Counter_in : in std-logic; 
Reset_Counter_out : out std-logic 
end component; 
attribute syn_black_box of mult : component is true; 
Figure 6.4 Identical Entity Wrapper for the Reconfigurable Part 
After analysing the design partitioning, the next step in Initial Budgeting phase is to generate a 
top-level design wrapper in HDL. The top-level design wrapper will contain the following 
functions: 
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" Instantiate each IP core (module) as the black box, not containing any IP core internal 
description 
0 Instantiate the bus macros 
" Ensure the proper connections of the bus macros and the other IP cores 
" Ensure no shared signals between modules other than clocks in that the global clock 
network is highly buffered and load independent. Therefore, in Figure 6.3, the GCLK is 
the only shared signal of the static and reconfigurable parts. 
Each module design entry and synthesis is completed separately. No instantiated UOs are inside 
every module which is assured by the synthesis tool. For example, in Synplify, the implementation 
option - "disable 110 insertion" should be enabled. The RTL view of this experimental circuit 
design is shown in Figure D. 2 (Appendix D). 
The last step in Initial Budgeting phase is to create the floorplan and constraints for the overall 
design. The output of this phase is a User Constraints File (UCF) containing the placement and 
timing constraints which are listed in Table 6.2. These constraints can be set in Floorplanner and 
Constraints Editor. The design layout and constraints in Floorplanner are shown in Figure 6.5. This 
UCF file is also used during the Active Mode phase for the implementation of each module. 
Table 6.2 The Placement and Timing Constraints in the Initial Budgeting Phase 
Placement and Constraints Examples in the UCF file 
The area-based floorplanning 
INST "U I" AREA 
_GROUP 
= "AG_U 1"; 
R56C84; RIC61: CLB U1 RANGE = CLB AREA GROUP "AG for each module _ _ _ AREA GROUP "AG U1" MODE = RECONFIG; 
INST "BAR_Counter[3]" LOC = "CLB_Rl 1C84. SO" ; 
Fixed location constraints for all INST "BAR 
_Counter[2]" 
LOC = "CLB_R15C84. SO" ; 
top-level (context) logic INST "BAR 
_Counter[ 
l ]" LOC = "CLB_R21 C84. SO" ; 
INST "BAR Counter[O]" LOC = "CLB_R22C84. SO" ; 
R32C57.0"; 1" LOC = "TBUF INST "BM Fixed location constraints for all _ _ R24C57.0"; 0" LOC = "TBUF M INST bus macro instantiations _ _ 
B 
INST LOC = TBUF R16C57.0 ; 
NET = "CLK"; NET "CLK" TNM Any global level timing _ CLK" = PERIOD "CLK" 25 kHz HIGH 50 %; TIMESPEC "TS 
constraints _ INST "clk ibuf' LOC = "GCLKBUF 1"; 
NET "RESET_COUNTER" LOC = "P174"; 
Position the top-level I/O ports NET "BAR_COUNTER<3>" LOC = "P169"; 
NET "BAR_Q<O>" LOC = "P 131 "; 
121 
Chapter 6 Demonstration of the On-Board Partial Run-Time Reconfiguration Methodology 
r" 4., 0 'i" i., (5 r': 
1. 
_ 
! '1. 
_ 
Ii' :: '. EUI; + 
re_trlp 'ºrýýýtýºýa' 
". ulrr 1r0 'rýulýr 1 
b o- 'M_ ti' >- EUlTý 
If 'III' 11911LI f (51 
M0 h. I1' ý. t. Ull. 
NGO File 
(Top-Level Design) 
BM-2 
BM-0 
BM-1 
1 
NGD File 
(Top-Level Design) 
Figure 6.5 Design Layout and Constraints in Floorplanner 
The following figure (Figure 6.6) shows the design flow through the Initial Budgeting phase. The 
highlight parts are the EDA tools. 
Design Entry Design Entry 
in HDL in HDL 
(Top-Level Design) (Module) 
Synthesis Tools 
EDIF 200/NCF/NGC 
(Netlist) 
(Top-Level Design) 
Netlist Reader 
UCF File 
Constraints Editor 
Floorplanner 
Static (Fixed) Module 
EDIF 200/NCF/NGC 
(Netlist) 
(Module) 
NGDBuild 
Boundary 
between the 
two module 
Note 
EDIF: Netlist output file from the synthesis tool 
NCF: Netlist constrants file 
NGC: Netlist output file from Xilinx Synthesis Tool (XS1 
UCF: User constraints file 
NGD: Generic database file for the logic design 
NGO: Native generic object file 
------ ------ ----------- 
As the input files for Final As the input files for Active 
Assembly phase Mode Implementation phase 
Figure 6.6 Initial Budgeting Phase Design Flow 
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6.1.3 Active Mode Implementation Phase 
In this phase, each module will be implemented separately with the top-level logic and constraints. 
In [167], a hierarchy project directory structure is recommended and every module (static and 
reconfigurable) has its own directory. All the place and route implementation will take place in the 
individual module directories, rather than at the top-level directory. All partial bitstream files will 
be generated for the reconfigurable modules in this phase. 
NGO File UCF File 
(Top Level Design) (Top Level Design) 
EDIF 200/NCF/NGC 
(Module) 
UCF File 7 
(Module) NGDBuild 
Constraints Editor 4 --c 
NGD File 
(Module) 
MFP MAP 
Note: 
NCD: Native circuit description file 
NGM: Design file containing information about the logic 
NCD File design and how the logical design corresponds to 
(Module) 
D 
the physical design 
MFP: Map floorplanner file -a guide file for mapping 
PIM: Physical Implemented Module 
PAR 
Floorplanner I( NCD File BitGen 
(Optional) (Module) 
PIMCreate 
PIM Files 
CNCD NGM NGO 
------ ------- 
Distributed to "PIMs" directory as the 
input file for Final Assembly phase 
BIT 
(Partial Bitstream File) 
Figure 6.7 Active Module Implementation Phase Design Flow 
Figure 6.7 shows the Active Mode design flow. NGDBUILD is a program that converts all input 
design netlists and then writes the results into a single merged file [163]. NGDBUILD reads the 
top-level design, the top-level UCF file and each individual module netlist (e. g. rc_top. ngo, 
rc_top. ucf and add. edf) as the input files. If it is necessary, the module-level UCF file can be 
generated in Constraint Editor which contains additional timing constraints for the individual 
module. NGDBUILD will generate the top-level design with the specified expanded active module 
as an NGD file. Then the fully placed and routed module will be implemented by running MAP 
and PAR. Through PIMCREATE, the routed design and related files (NGO, NCD and 
NGM) are 
published to the PIMs folder. These files will be used during the Final Assembly phase. 
A 
123 
Chapter 6 Demonstration of the On-Board Partial Run-Time Reconfiguration Methodology 
published module is called a physically implemented module (PIM). At last, the module-specific 
partial bitstream (add pr. bit and mulprt. bit) will be generated by BITGEN if the active module is 
reconfigurable. Repeat this flow for each module (counter, adder and multiplier) in the design. The 
-g ActiveReconfig: Yes switch must be used for generating the partial reconfiguration bitstream. 
This switch will keep the device in full operation while the new partial bitstream is being 
downloaded. In addition, the -g Persist: Yes switch is needed when the SelectMap interface is 
chosen as the configuration method. The example commands are: 
For the JTAG configuration interface: 
bitgen -d -w -g activereconfig: Yes add. ncd add pr. bit 
For the SelectMap configuration interface: 
bitgen -d -w -g activereconfig: Yes -g Persis: Yes add. ncd add_pr. bit 
The mapped adder, multiplier and counter cores are shown in Figure D. 3, D. 4 and D. 5 respectively. 
6.1.4 Final Assembly Phase 
In this phase, all the modules will be assembled into one design by running NGDBUILD. The 
input files are the top-level NGO file, the top-level UCF file and all the PIMs files. A fully design 
file including all modules will be generated. Same as during Active Module phase, MAP and PAR 
will be run to generate the fully placed and routed top-level design. The difference is the place and 
route tools will copy the placement and routing information from each PIM. At last, run BITGEN 
to generate the bitstreams for the top-level full design (rc_top. bit and rc_topl. bit). 
Figure 6.8 Final Assembly Phase Design Flow 
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The fully mapped top designs (rc_top and rc_top]) are shown in Figure D. 6. and Figure D. 7. 
6.1.5 Partial Run-Time Reconfiguration on the Target Board 
Until this point, we have generated the required bitstream files including the full design and the 
reconfigurable modules. The next step is to verify the partial RTR of the FPGA on the target board. 
In Chapter 3, the SoC-OBC design was downloaded to the XESS board by using XESS's 
XSLOAD program. However, the XSLOAD program can't support to download the partial 
bitstream file of the FPGA in that the XSLOAD program always toggles the PROG# pin of the 
FPGA in order to clear any bitstream that may already be in the device. The Xilinx configuration 
application, iMPACT can only support the Xilinx own downloading cables (Parallel III, IV and 
Multilinx cable), but not the normal parallel cable used by the XSV board. When this case study 
was carried out, we didn't have the Xilinx downloading cable. Therefore, the solution is to use a 
design called "XSV PIII Cable Interface" [ 178] provided by the XESS. 
This design emulates the functions of the Xilinx Parallel III cable and reprograms the CPLD on the 
XSV Board so that it appears to have a Xilinx Parallel III Cable interface when used with the 
simple download parallel cable. It was developed for the configuration application in the Xilinx 
Foundation software - Hardware Debugger. For the iMPACT application, some little change 
should be done for the VHDL design entry. The "XSV PIII Cable Interface" has been synthesized 
and implemented targeting to the Xilinx XC95108 CPLD for this case study. 
The "XSV PIII Cable Interface" can provide the JTAG interface and the iMPACT can partially 
program the Virtex FPGA using the JTAG mode via the connection of the CPLD to the 
configuration and JTAG pins of the Virtex FPGA (Shown in Figure 6.9). 
XC95108 Virtex XCV800 
CPLD FPGA 
iMPACT JTAG 
Interface 
I TDI o 
a 
TD 
Parallel III 
TDO TDO Cable 
Lu I terface TCK TCK 
a 
n 
TMS TMS 
Figure 6.9 Program the Virtex FPGA via PIII Cable Emulator on the XSV Board 
The steps to program the Virtex device on the XSV board are listed as follows: 
" Step 1: Reprogram the CPLD with the "XSV PIII Cable Interface". 
" Step 2: Run iMPACT to communicate with the board and download the 
full bitstream 
(rc_top. bit) using the slave-serial mode. 
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Result: First, after the Virtex FPGA is fully configured and its DONE pin goes high, the 
JTAG interface becomes active and is ready to reconfigure the FPGA with the partial 
bitstream. Second, the FPGA has been configured with the top-level design (rc_top. bit) 
comprising with the counter and the adder. The 10-segment bar displayed the outputs from 
the counter (C[3: 0] ) and adder (Q[2: 0]) properly. 
" Step 3: Download the partial bitstream (multj, r. bit) to the FPGA to partially reprogram the 
device. This step substituted the adder by the multiplier. 
Result: During the reconfiguration process, the state of the counter outputs (C[3: 0]) on the 
10-segment bar was keeping correctly, meaning that the static (fixed) portion of the design 
was not being reconfigured and can remain fully operational. Meanwhile, the outputs of the 
reconfigurable module (Q[2: 0]) on the 10-segment bar were all off. After the reconfiguration 
process finished, the 10-segment bar showed the exact correct outputs of the multiplier. 
According to the above, the Virtex FPGA has been partially run-time reconfigured successfully 
with the experimental circuit. 
Now considering the target design is the SoC-OBC, the XSV board can be regarded as the on- 
board segment in the basic scheme discussed in Section 5.3.1 during the simulation. Alternatively 
using the iMPACT, the board-level functions to control device configuration must be created. The 
CPLD would be taken as the configuration and readback controller discussed in Section 5.3.1 with 
the condition that the CPLD would be more intelligent that would allow it to fetch bitstreams 
starting at a flash location loaded into it by the FPGA and other functions clarified in Section 5.3.1. 
This part of work has not been implemented and is proposed as part of the future work. 
When the Virtex FPGA is configured with the design of SoC-OBC, the communication 
information of the LEON processor could be sent back to the PC through the serial port (Data 
Flow 3 shown in Figure 6.10). 
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Figure 6.10 Management of the Bitstream in the memory 
The flash memory is split into two parts. The first part is from 0X000000 to OXOFFFFF and the 
full bitstream file of the Virtex FPGA is saved in it. The second part could be used to save the 
partial bitstream file, the application program or the operating system. Normally, the bitstream file 
of the Virtex FPGA is generated by the P&R tools to ". bit" format. However, the ". bit" format file 
is not compatible to download to the flash memory. The ". bit" file should be changed to the ". xco" 
file. In addition, the application programs should be compiled to the ". hex" format accepted by the 
Flash memory. The compilation flow is shown in Figure 6.11. 
In Figure 6.11, BitGen is a program to produce a bitstream for Xilinx FPGA device configuration. 
Sparc-rtems-gcc, mkprom and Space-rtems-objcopy are the commands of the LEON's cross- 
compiler system. 
Bitstream File 
. bit 
app. c 
BitGen Sparc-rtems-gcc 
Bitstream File 
app. exe (Binary File) 
. xco 
mkprom 
app. out 
Sparc-rtems-objcopy 
app. hex 
Figure 6.11 Compilation flow 
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6.2 Partial Run-time Reconfiguration with JBits 
6.2.1 Porting XHWIF to the XSV Board 
XHWIF is the Xilinx Hardware Interface, and is a native interface for programming Xilinx FPGAs 
from Java. From JBits 2.5, XHWIF interface has been ported to the XSV board by Xilinx. To use 
JBits SDK on the XSV board, the following steps should be followed: 
9 
" 
0 
Step 1: Install the DLPortIO universal driver for the parallel port. The DLPortIO is a free 
product from the Scientific Software Tools Inc. which allow the parallel port access via an 
API that uses a kernel driver. 
Step 2: Remove the shunt from J36 jumper. 
J36 jumper provides the clock for the FPGA using the on-board oscillator. If J36 is present 
and single stepping the clock is used by JBits then it will cause a contention on the CLOCK 
line and may damage the device and board. 
Step 3: Download the new CPLD interface (vir. svJ). 
This interface is provided by Xilinx in the binary format and implements the SelectMap 
interface in the CPLD for the XSV board which connects the parallel port and the FPGA 
(shown in Figure 6.12). 
XC95108 Virtex XCV800 
CPLD FPGA 
JBits 
Application 
o a 
ýo 
D 
a 
0 
SelectMap 
Interf ace 
D[7: 0] D[7: 0] 
Vir. svf 
CCLK CCLK 
WRITE WRITE 
BUSY BUSY 
Figure 6.12 Program the Virtex FPGA Using JBits Applications on the XSV Board 
Step 4: Place xsvJNI. dlI to winnt/system32 directory 
xsvJNI. dll is the native interface needed for XHWIF interface to talk to the board 
During the test of using JBits to handle the FPGA on the XSV board, some limitations have been 
found: 
" The frequency can not be changed by the JBits method SetClkFrequency (float frequency) 
" The ClockStep (int count) method can only provide single step not multi-steps 
" The ClockOn () method should provide the continuous clock signal. But it doesn't work on the 
XESS board 
0 The time of downloading a full bitstream is very slow -2 or 3 minutes. 
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6.2.2 Manipulate Local Partial Run-time Reconfiguration with JBits 
A JBits partial configuration application (XSV. class) targeting to the XSV board has been 
developed for this case study. The partial reconfiguration model in JBits can determine changes 
made between the last configuration sent to the device and the present configuration in memory. 
Then it must create a sequence of packets that will partially reconfigure the device. After all that, 
the model will mark the device and memory as synchronised and the process will start over again. 
The output bitstream files (rc_top. bit and rc_topl. bit) from Section 6.1 are used as the input files 
for XSV. class. As shown in Figure 6.13, with JBits applications, before reading a bitstream, the 
initial state of the configuration memory is empty. Then rc_top. bit was read and parsed by the 
ReadPartial(string BitFileName) method. Because the configuration memory is empty before 
reading rc_top. bit, a subsequent "getPartialO" call will return a full configuration to use to 
program the device. Consequently, the configuration memory matched that of the design in 
rctop. bit - the counter plus the adder. Next, the partial run-time reconfiguration was done by 
reprogramming the reconfigurable module from the adder to the multiplier. Therefore, rc_topl. bit 
was read and parsed. Because a configuration (rc_top) already existed in memory, the differences 
between the file read (rctopl) and the configuration in memory (rc_top) will be "marked" as dirty 
highlighted with the yellow in Figure 6.13. Then a subsequent getPartial 0 call will return a 
partial reconfiguration packet sequence consisting of the dirty frames. 
RCTOP (. bit) RC_TOP1 (. bit) 
ReadPartial(String BitFileName) 
EMPTY 
ReadPartial(String BitFileName) 
f""""º 
CHANGE 
Configuration Memory Configuration Memory Configuration Memory 
Figure 6.13 Local Partial Run-Time Reconfiguration Manipulated by JBits 
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Figure 6.14 shows the experiment results of the partial RTR manipulated by XSI'. class. The 
explanations are as the following: 
a- Connect to the board and the return value is "0" meaning that the connection succeeded. 
b- Reset the entire system and the return value is "0" 
c- Read the full bitstream rc_top s. bit - "Counter + Adder" and download to the device. The 
total bytes for XCV800 is 589452. 
d- Turn off the clock 
e- Select "1" to turn on the clock and step for 5000 times. From the 10-segment bar on the 
board, the counter and the adder worked properly 
f- Select "0" to read the second full bitstream rc_topl_s. bit - "Counter + Multiplier". 
jbtis. getPartial() method will compare the just-read bitstream with the configuration memory and 
board. setConfiguration() only download the different configuration frames to the device. The 
return value "0" showed the partial reconfiguration succeeded. 
g- Select "1" to turn on the clock and step for 5000 times. From the 10-segment bar on the 
board, the counter and the multiplier worked properly 
a 
b 
C 
d 10 10 
e 
a Pt 
Figure 6.14 Experiment Results of Local Partial Run-Time Reconfiguration Manipulated by JBits 
Application 
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6.2.3 Manipulate Remote Partial Run-time Reconfiguration with JBits 
The XHWIF interface is supplied with a remote access interface which allows applications to 
manipulate the FPGA at the remote location. A TCP/IP networking connection is required to 
access the remote hardware. 
As shown in Figure 6.15, at the server segment, the "XHWIF Server" is run on the computer 
which is connected to the XSV board. This server is a Java application which waits for a network 
connection from a remote XHWIF application and performs all hardware access functions for the 
remote application. 
XSVRemote. class 
HWIFNet 
E: l 
0 
Client 
XHWIFServer 
XHWIF 
TCP/IP 
ýý 
ý 1111 
Server 
Figure 6.15 Manipulate Remote Partial Run-time Reconfiguration with JBits Application 
At the client segment, the host XHWIF application connects to the server via a TCP/IP network 
using the XHWIFnet remote interface. This XHWIFnet interface operates identically to other 
XHWIF direct hardware interfaces. In this experiment, a JBits partial configuration application 
(XSVRemote. class) has been developed to implement the remote partial RTR on the XSV board. 
Also rc_top and rc_topl design are used as the input files. 
First, the command "j ava XHWIFServer -xsv" was run on the server segment which started 
"XHWIF Server". The result is shown as the fist line in Figure 6.16. 
Secondly, the experimental application (XSVRemote. class) was run on the client segment. As 
shown in Figure 6.16, the XHWIF server showed the message that it was connected by the client 
from "192.168.0.1". Aside from the codes manipulating the remote access, the main function of 
this application is same as the local partial RTR application (XSV. class). The experiment results 
are shown in Figure 6.17. The port used by the client to connect to the server was assigned as 
"6666". The machine name of the remote host running the "XHWIF Server" was "nickelyg". The 
other results were same as which were achieved by XSV. class. The related explanation was 
described in the last section. 
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'MXHWIF Server 
File Help 
Starting server ... done. - 
Connect from 192.168.0.1 at Thu Nov 25 05: 56: 03 GMT 2004 
Communication error. Disconnecting. 
Disconnected from 192.168.0.1 at Thu Nov 25 05: 59: 29 GMT 2004 
4 
ý' Tracing on C Tracing off 
Figure 6.16 XHWIF Remote Access Server 
Figure 6.17 Experiment Results of Remote Partial Run-Time Reconfiguration Manipulated by 
JBits Application 
The experimental results demonstrated that the remote partial RTR can be achieved by the JBits 
application. However, the configuration time is longer than the local configuration in that the slow 
speed of a network connection which does not exist for the local configuration. 
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6.3 Conclusion 
On top of the development environment, a demonstrator of a partial run-time reconfigurable 
system has been built. The design flow proposed in Section 5.2.2 has been verified with the 
experiment circuit. The target FPGA device has been partial run-time reprogrammed with the 
reconfigurable modules locally and remotely while the static part is still on full operation. Three 
proof-of-concept experiments have proven that the two schemes proposed in Section 5.3 are 
feasible. 
The remote partial run-time reconfiguration was implemented through a self-developed JBits 
application using the JBits client-server mode. Java JDK 1.2.2 environment is required to run JBits 
API. Because of the existence of the JVM on the network, the remote reconfiguration of the Virtex 
FPGA is much slower than the local reconfiguration. Especially, running the JVM requires the 
high performance from the CPU and it consumes CPU cycles for bytecode translation and 
verification and system memory. In the case of the space applications, the on-board hardware 
resource is limited compared with the ground computer systems and it is impractical to run the 
JVM in the software mode on-board. Therefore, the JVM must be implemented on the chip in the 
hardware mode other than the software mode for space applications. JBits applications have the 
dominance on accessing, changing and readbacking the small parts of the Virtex FPGA (e. g. LUTs, 
routing resources). A new toolkit, Xilinx Partial Reconfiguration Toolkit (XPART), has the similar 
functions as JBits but written in C which will avoid the JVM on-board implementation problem. 
This issue will be discussed in Future Work - Section 7.1.1. 
During the investigation, it is shown that the design and implementation of a reconfigurable 
platform is restricted to the architecture of the target chip and related EDA tools provided by the 
vendor. The smallest configuration unit of the Virtex FPGA is "one frame" which is full high of 
the device. This limit arises the problem that the reconfigurable module cannot be the arbitrary 
rectangular shape but have to occupy the full height. When using the Xilinx ISE 6.2i for this case 
study, it is found that the Linux version is more stable than its Windows version at the P&R stage. 
Under some circumstances, the Windows version of the Xilinx ISE 6.2i cannot route the design 
completely and generate the system errors. However, the Linux version works without any 
problem. 
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7.0 Conclusions 
This thesis summarises the work on the application of advanced microelectronics and computing 
technologies to space undertaken at the Surrey Space Centre. The area of this research is complex, 
multidisciplinary and extremely dynamic demanding a whole variety of skills and knowledge in 
several different areas. It requires knowledge and practical skills in satellite OBC, FPGAS, Colds, 
reconfigurable computing, multi program language (Assembly, C, Java, VHDL), EDA tools 
(ModelSim, Foundation, ISE, etc), system-on-a-chip, integration technology through the on-chip 
bus, LEON cross-compiler for different environments, protocols and the prototyping board. Some 
of those technologies are cutting-edge and not developed, e. g. the LEON processor IP core and 
JBits tools. 
A comprehensive survey of literature has been undertaken. It includes the evolution of OBCs for 
small satellites, on-board electronics components, reconfigurable computing technology and its 
application to space, etc. 
A working subsystem of a programmable system-on-a-chip based on complex soft IP cores has 
been implemented and tested. During the work on the SoC many practical design problems were 
encountered that were successfully solved, which allowed to build substantial design expertise in 
programmable logic development. Initially the project focused on system specification in order to 
identify the required functionality of the chip. The Xilinx Virtex QPro FPGA is chosen as the 
target to implement the SoC-OBC for its large capacity, high ability for SEU mitigation, its 
SRAM-based structure and reconfiguration capability. 
Until now, three versions of the LEON processor have been synthesized, simulated and 
implemented successfully in the course of this project. The AMBA HurriCane CAN controller has 
been integrated with the LEON processor. Through a CAN transceiver, the CAN core can 
communication with another CAN node (SSTL CAN card) under the monitor software (CAN- 
PCS. exe). A test program running on the LEON processor is to control the CAN core to send or 
receive the CAN message. The EDAC core has also been integrated with the LEON processor. 
The test result proves it works correctly. Several test programs have run with the LEON processor 
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on the prototyping board, including the CCSDS TC application program. A simplified CCSDS 
telemetry & telecommand communication system has implemented for the SoC-OBC in the 
simulation environment. The system represents a streamlined, yet reliable and automated, 
standalone software implementation of the CCSDS protocol. The combination of a SoC-OBC and 
a software CCSDS-based communication system supported by a thin-layer hardware interface can 
provide a cost effective and flexible communication solution for small satellites. 
The SoC-OBC has some functions integrated onto a single FPGA as an existing commercial SSTL 
OBC. An on-board SoC-OBC can have the built-in machinery to upload and execute the JBits Java 
application for Virtex FPGAs, allowing convenient reprogramming and reconfiguration of SoC, 
even remote debugging of the on-board computing system. From the board level to the chip level, 
small satellite is miniaturised dramatically. 
A combined methodology is proposed, which merges the traditional VHDL design flow with the 
JBits design flow. Three schemes have been proposed for small satellite On-Board SoC Run-Time 
Reconfiguration after analysing RTR methods of Virtex FPGAs. The basic scheme can generate 
the partial reconfiguration bitstream file, which is uploaded to small satellite. The on-board part of 
this scheme will reconfigure the SoC-OBC by downloading partial or full bitstream files. The 
Xilinx modular-based partial reconfiguration flow is used to generate the partial reconfiguration 
bitstream of the Virtex FPGA on the ground in the basic scheme and there is no need to consider 
the issues of running the Java application on-board. The client-server scheme will use JBits to 
control the whole run-time reconfiguration from the ground to the on-board. This scheme utilises 
the Java and Internet technologies (TCP/IP), which can offer an infrastructure for the economical 
development of future small satellite OBC systems. A Client-Server with CORBA scheme for 
multiple-access network-based partial RTR has been proposed. 
A reconfigurable system-on-a-chip platform can be very advantageous to on-board computing 
allowing to reduce the size, provide the flexibility, fix hardware bugs and update components on- 
board. Also it can be used for a generic circuit board design. The main aim of the project is to 
propose a reliable partial RTR methodology for a small satellite on-board computing SoC based 
platform targeting at Xilinx QPro Virtex FPGAs. The SoC platform can easily be adjusted for new 
mission design in different on-board subsystems. This work has demonstrated the suitability of 
advanced state-of-the-art technologies to on-board computing by using high-density SRAM-Based 
FPGAs. Part of the results have been included in a contract of the European Space Agency. In the 
near-term, the practical output of this research work is to provide a payload experiment that can 
test SRAM-Based FPGA and RC technology in space. This work forms a part of the SSC long- 
term research programme codenamed ChipSat aiming to build a satellite-on-a-chip. 
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" Novelty: 
The novelty of this research is on application of advanced technologies (RC and SoPC) to on- 
board computing for small satellites: 
¢A novel generic computing platform is proposed. 
¢ Proof of concept leading to a new product: The platform is demonstrated via the 
implementation of a reconfigurable SoC-OBC based on soft IP cores. 
¢ Methodology for partial run-time reconfiguration on-board has been proposed using 
specific high-density programmable logic devices. Novel schemes for partial run-time 
reconfiguration on-board have been designed to meet different communication 
requirements. The remote reconfiguration architecture uses CORBA, which is widely 
used for software. This approach provides a great degree of standardisation. 
¢ This is the first attempt to implement a reconfigurable SoC-OBC which is totally 
integrated by the soft VHDL IP cores. This SoC-OBC will miniaturise the OBC 
platform to facilitate future work on `Satellite-on-a-chip'. 
7.1 Future Work 
7.1.1 Improve the Configuration Ability by Upgrading the Target Device 
Xilinx has added a special feature to their Virtex family FPGAs - self-reconfiguration, including 
the Virtex II/II Pro/4 FPGAs. Self-reconfiguration extends the concept of partial run-time 
reconfiguration which enables an FPGA to run-time reconfigure itself under the control of the 
embedded microprocessor. It means a reconfigurable device can be configured through not only an 
external reconfiguration interface but also the internal reconfiguration interface. This interface is 
called the Internal Configuration Access Part (ICAP) and can be controlled by internal FPGA logic. 
The ICAP interface is a subset of the SelectMAP interface. Because ICAP is an internally accessed 
resource and not intended for full device configuration, the PROGRAM, INIT, and DONE signals 
of SelectMAP dedicated to initial or full device configuration and the M[2: 0] signals for different 
configuration modes do not exist in the ICAP module (Figure 7.1). Compared with SelectMAP, 
ICAP uses the separate I data port and 0 data port instead of the bi-directional D port. In addition, 
The ICAP CE signal is equivalent to the SelectMAP CS signal. The ICAP supports readback and 
partial reconfiguration of its own FPGA. This internal configuration port gives more on-board 
reconfiguration options to the SoC-OBC. The embedded LEON processor can manipulate the 
partial reconfiguration by itself. 
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SelectMAP 
D[0: 7] 
DONE 
INIT 
PROGRAM 
CS 
BUSY 
WRITE 
CCLCK 
M2 Ml MO 
ICAP 
I[0: 7] 0[o: 7] 
CE 
BUSY 
WRITE 
CCLCK 
NC NC 
Figure 7.1 Internal Configuration Access Port and SelectMAP Port [179] 
In [179], Xilinx released a self-reconfiguration platform including the hardware architecture and 
the software layers. The planned hardware architecture is shown in Figure 7.2. The embedded 
processor could be the PowerPC core or the MicroBlaze core. Xilinx employs the CoreConnectTM 
Open Peripheral Bus (OPB) [ 180 ] for the communication between the processor and the 
peripherals which is the equivalent role as the AMBA on-chip bus used for the SoC-OBC. The 
control logic is responsible for reading and writing data to the ICAP. The BRAM is used to cache 
configuration data reading from the external memory. This hardware system is for both Virtex II 
and Virtex II Pro devices. Certainly, it is also suitable for Virtex QPro II devices. Taking into of 
consideration of the SoC-OBC case, the LEON processor is the embedded microprocessor and the 
AMBA APB would substitute the position of OPB during the implementation. (Shown in Figure 
7.3) 
ICAP 
Control 
PowerPC/ Logic 
MicroBlaze 
BRAM 
CoreConnect 
PLB/OPB* 
*PLB: Processor Local Bus 
OPB: Open Peripheral Bus 
Figure 7.2 Planned Self-Reconfiguration Platform Hardware Architecture [179] 
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AMBA APB 
Figure 7.3 Self-Reconfiguration Interface for the SoC-OBC 
The existing software architecture of this self-reconfiguration platform is shown in Figure 7.4. The 
software layers consist of two parts: hardware dependent and hardware independent. The ICAP 
API defines methods for accessing configuration logic through the ICAP port. The main methods 
move data between the configuration cache (BRAM) and the active configuration memory (the 
device) [179]. The XPART is built on top of the ICAP API and is derived from the JBits API work. 
However, it is developed in C. This is an important feature for space applications because it does 
not need to consider the JAVA implementation issues on-board with comparison to use the JBits 
API. XPART can allow embedded processors to modify resources and relocate reconfigurable 
modules. After the confirmation with Xilinx, XPART has not been released for public use. 
Therefore, this part of work still needs the further investigation. 
Application Code Level 3 
Hardware 11 XPART 11 Level 2 
Independent 
Hardware 
Dependerd ICAP API Emulated Level 1 
ICAP API 
Device Drivers Level 0 
Embedded Microprocessor External (Window/Unix) 
Figure 7.4 Self-Reconfiguration Software Layers [179] 
7.1.2 Further Implementation Works 
As discussed in Chapter 4, the CAN IP core and the EDAC IP core have been integrated with the 
LEON processor together. The DMA IP core and the CORDIC IP core have also been integrated 
with the LEON processor respectively. Another future work is to integrate all the available soft IP 
cores with the LEON3 processor. 
In Section 5.3.1, the functions of the external configuration and readback controller have been 
clarified. The implementation of this controller is required. 
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It is discussed that the TMR technique is an effective way to mitigate the SEUs for space 
application in Chapter 5. We can protect the SoC-OBC through the TMR at the register level or 
the module level when the target chip can contain three SoC-OBCs and other control logic for 
TMR implementation. This can be done directly in the VHDL source code or by synthesis tools. 
The Synplify synthesis tool supports the TMR on the register level, however, only for Actel 
FPGAs through the attribute "syn_radhardlevel". The alternative way is to implement the TMR 
capability for a register in HDL design for the Virtex devices (shown in Figure 7.5). 
FD1 FD2 FD3 Out 
0 0 0 0 
0 0 1 0 
0 1 0 0 
0 1 1 1 
1 0 0 0 
1 0 1 1 
1 1 0 1 
1 1 1 1 
True Table 
entity tmr_reg is 
port (d_in : in std - 
logic; 
clk : in std_logic; 
q_buft : out std-logic); 
end entity; 
architecture tmr_reg_arch of tmr_reg is 
component FD is 
port (D : in std - 
logic; 
C: in std logic; 
Q: out std- logic); 
end component; 
component BUFT is 
port (I : in std - 
logic; 
T in std_logic; 
0 out std 
- 
logic); 
end component; 
signal regl_out, reg2_out, reg3_out std_logic; 
begin 
fdl : FD port map 
(D => din, 
C => clk, 
Q => regi_out); 
fd2 : FD port map 
(D => din, 
C => clk, 
Q => reg_out2); 
fd3 : FD port map 
(D => d_in, 
C => clk, 
Q => reg_out3); 
bufti : BUFT port map 
(I => regl_out, 
T => reg3_out, 
O => ci_buft) ; 
buft2 : BUFT port map 
(I => reg2_out, 
T => regl_out, 
0 => q_buft); 
buft3 : BUFT port map 
(I => reg3_out, 
T => reg2_out, 
0 => q_buft) ; 
end architecture; 
Figure 7.5 Implementation of TMR at the Register Level in VHDL 
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Xilinx also has developed an EDA tool to support the TMR technique - XTMRToo1 [ 181 ] which 
address the special needs for reconfigurable FPGAs. XTMRToo1 supports both Virtex and Virtex 
II Rad-Tolerant FPGAs. Combined with partial reconfiguration techniques, XTMRToo1 enables 
system designers to take full advantage of the flexibility and unparalleled performance of QPro 
FPGAs, while fully protecting their designs from SEE in space radiation environments. Therefore, 
the further investigation and implementation for making the SoC-OBC immune from the SEUs 
using the XTMRToo1 are necessary. 
7.1.3 Manipulate the Remote Reconfiguration with CORBA 
CORBA is a mainly a distributed software framework. CORBA information model is object- 
oriented to a similar fashion to the OSI management. Objects are characterised by the interface. 
Interfaces are specified using the Interface Definition Language (IDL) and may have attributes and 
accept operations. In CORBA, the interface creation needs to be supported by an existing interface 
- the factory. A specific factory is necessary for every type of interface. Objects are accessed via 
the object references and may be assigned names that are distinct from objects. Names are 
assigned to objects through the Name Service, which provides a directed graph of naming contexts 
with potentially many roots. An object may have many names as a point in the graph may be 
reached through many routes. CORBA implements a set of interface criterions, but not the codes. 
Therefore, it is open and flexible. CORBA uses IDL to assign the boundary of the component and 
the associated interface to its potential user. CORBA IDL is purely conceptual. This means it does 
not need to provide the detailed implementation procedure. The naming service enhances the 
distributed applications of CORBA. 
The respective ORBs are required to be developed. At this stage, we can change XHWIFNet. class 
and XHWIFServer. class to make them meet the CORBA requirements. However, Xilinx cannot 
release the source codes of these two programs for public use. We are contacting with Xilinx to get 
the source codes under the non-disclosure agreement. 
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Appendix A. 1 Information about Some Small Satellite Missions 
AMSAT-OSCAR 13 was launched June 15,1988 by the first test flight of the Ariane 4 launcher 
from Kourou, French Guiana. Weight 92 kg plus 50 kg fuel. Orbit was a high-altitude, elliptical, 
synchronous-transfer, Molniya. Inclination 57.4 degrees. Size 600 x 40 x 200 mm. AO-13 is the 
third in a series of Phase-3 type high-altitude, elliptical orbit amateur communications satellites. 
UoSAT-1 was launched on a Thor Delta 2910 from Vandenberg AFB, as a secondary payload to 
the Solar Mesosphere Explorer (MSE). It was placed into a 560km 3am-3pm sun-synchronous 
orbit, and was to investigate and demonstrate the feasibility of the design, construction and launch 
of a scientific satellite at low cost, 52Kg. 
MightySat is a United States Air Force (USAF) Phillips Laboratory (PL) multi-mission, small 
satellite program dedicated to providing frequent, inexpensive, on-orbit demonstrations of high- 
payoff space system technologies. 
The 113-kg Array of Low Energy X-ray Imaging Sensors (ALEXIS) satellite was launched from 
the fourth flight of Pegasus on 25 April 1993 into a 750 x 850 km, 70 degree inclination orbit. 
CATSAT is a small on-going scientific satellite mission being developed by the University of 
New Hampshire with support from the University of Leicester, UK through the Universities Space 
Research AsSoCiation (USRA)/NASA Student Explorer Demonstration Initiative (STEDI) 
program. CATSAT is currently slated for launch in July 2001 aboard a Delta II 7310 with the 
NASA ICESat satellite. 
The 55kg TechSat Gurwin-1 satellite launch of the Russian Start-1 launcher from Plesetsk failed 
on the 28th March 1995. The satellite was built in three years by the Haifa based Technion 
Institute of Technology with industrial and government support from the former Soviet Union. The 
satellite was supposed to be launched into a 670km orbit with a CCD camera as the primary 
payload, and secondary objectives to test momentum wheels, and a horizon sensor for 3-axis 
stabilisation. It also carried an amateur digital store and forward transponder, UV camera and X- 
ray detectors. 
The SeaStar Spacecraft, developed by Orbital Sciences Corporation OSC, carries the SeaWiFS 
instrument and was launched to low Earth orbit on August 1,1997. 
156 
ADDendices 
The INTA MINISAT program aims at the production of complete space systems of the small 
satellite class. MINISAT 01 is the first unit of the MINISAT family of small satellites and it was 
launched by OSC PEGASUS on April 21th, 1997 from Spain. 
Clementine was a joint project between the Strategic Defense Initiative Organization and NASA. 
The objective of the mission was to test sensors and spacecraft components under extended 
exposure to the space environment and to make scientific observations of the Moon and the near- 
Earth asteroid 1620 Geographos. The observations included imaging at various wavelengths 
including ultraviolet and infrared, laser ranging altimetry, and charged particle measurements. 
These observations were originally for the purposes of assessing the surface mineralogy of the 
Moon and Geographos, obtaining lunar altimetry from 60N to 60S latitude, and determining the 
size, shape, rotational characteristics, surface properties, and catering statistics of Geographos. 
Clementine was launched on 25 January 1994 at 16: 34 UTC (12: 34 PM EDT) from Vandenberg 
AFB aboard a Titan IIG rocket. 
TEAMSAT [182]was the first satellite delivered to orbit by the Ariane-5 launcher on its second 
qualification flight on 30 October 1997, which is 350-kg small satellite and carried five 
experiments (AVS, Fipex, VTS, ODD, YES). 
Appendix B. 1 Hardware Environment - Prototyping Board 
The implementation is targeted to a Xilinx Virtex XCV800 FPGA. This FPGA is situated on 
XESS XSV800, made by XESS Ltd. A block diagram of the architecture of the board is given in 
Figure B. 1. XESS XSV800 prototyping board is used to develop the SoC. The board consists of a 
Virtex FPGA XSV800-hq240,2 banks of 512x16 bit SRAM, a CPLD, 16Mb F1ashRAM and other 
peripheral circuits. The oscillator has an internal 100 MHZ frequency source that is scaled by a 
divisor between 1 and 2052 to generate the clock signal for the rest of the XSV Board. 
There are three methods of transferring data or communicating between the FPGA and the PC host: 
0 The parallel port - CPLD can be configured to control the parallel port and download the 
bitstream file by the Slave mode (Figure B. 2). 
0 The Xcheck Port- Xchecker port provides an interface between the FPGA and 
MultiL1NX cable. 
The serial port - The Virtex XCV800 can be mapped to connect with the serial port and 
communicate with host PC using a serial cable. 
The Board supports several methods to configure the Virtex FPGA (Shown in Table F. 1). 
Xchecker Port has two interfaces with Virtex FPGA. So it supports both Slave-Serial Mode and 
JTAG mode. 
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Figure B. 1 XESS XSV-800 Prototyping Board 
Table B. 1 Configuration Modes of XESS XSV800 Prototyping Board 
Configuration Modes Interface Software Tool Hardware 
Xchecker Port 
Xilinx Hardware Xilinx Mulitilinx Cable 
Debagger 
Slave-Serial Mode 
Standard 25-Pin Parallel 
Parallel Port, CPLD XESS GXSLoad 
cable 
Standard 25-Pin Parallel 
SelectMap Mode CPLD, Flash RAM XESS GXSLoad cable 
JTAG Mode Xchecker Port 
Xilinx Hardware Xilinx Mulitilinx Cable 
Debugger 
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Figure B. 2 Slave-Serial Configuration Mode through the Parallel Port 
Appendix B. 2 Implementation of the LEON Processor 
The implementation of the LEON processor on the XCV800 prototyping board consists of five 
stages as follows: 
Stage]: Generation of the ROM L UT Bootstrap: 
This is a simple monitor program in C language (SoC_bprom. c) that can be placed in an 
on-chip boot prom. The monitor writes a boot message on the UART1 transmitter and then 
waits for S-records to be downloaded on UART 1 receiver. It recognises two types of S- 
records: memory contents and start address. 
Command to compile the monitors: 
sparc-rtems-gcc -nostdlib -nostdinc -02 -Ttext=O soc_bprom. c -o soc_bprom 
Command to generate a binary image to be used by rom2vhdl: 
sparc-rtems-obj copy -O binary soc_bprom soc_bprom. bin 
Command to convert to a prom format: 
rom2vhdl soc_bprom. bin -o soc_bprom. vhd 
Stage2: Logic Synthesis: 
" VHDL entry - Using LEON 1-2.2.2 and a SoC top level entity SoC. vhd to interface the 
LEON processor to the XSV800 FPGA. 
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0 Selecting configuration parameter - gen_virtex_2k2k_bprom (device. vhd) 
constant conf : config_type := gen_virtex_2k2k_bprom; 
0 Setting sysclk to 20MHz in the boot configure (target. vhd) 
constant boot prom : boot config type := (boot => prom, 
promabits => 8, ramrws => 0, ramwws => 0, sysclk => 
20000000, baud => 38400, extbaud=> false); 
0 Setting sysclk to 20MHz as well and baudrate is 38400 in the bootstrap. 
" For the synthesis, the target chip type is V800HQ240 and the frequency is at 25 MHz. The 
synthesis results of LEON 1- 2.2.2 are listed in Table 3.6. 
Stage 3: Placing and Routing (P&R) 
After P&R, the maximum frequency of LEON 1- 2.2.2 is 21.523 MHZ. 
Stage 4: Back Annotated simulation in Modelsim (Figure B. 3) 
When placing and routing, a VHDL file is generated by Xilinx P&R tool and can be 
simulated in Modelsim. A SRAM entity is instantiated in the testbench. 
The simulation results are shown Figure B. 3 (a) and (b). 
" As can be seen from Figure B. 3 (a), the system clock is 40.69ns (=25MHz) and the 
`reset' state is for 1 us. 
0 As can be seen from Figure B. 3 (b), UART A TXD displays some character, from 9280 
ns to 6950 us. After that, UART A TXD goes "high". 
Stage 5: Testing on the XESS XSV800 board 
" Setting the frequency on the board to 20MHz. 
" Loading dwnldpar. svf (Reprogram the CPLD to download the bit file, svf file is the 
configuration file of CPLD) 
0 After downloading, "E" is displayed on the LEDs at first. Then connecting 'brdyn' and 
'bexen' pins to ' 1' and pressing 'RESET again. 
The LEON processor was running on the prototyping board. From the scope, outputs 
from UART A TX can be detected. 
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Main issues learnt while implementing the LEON processor on the XESS XSV800 board are as 
follows: 
" If the internal prom option is used, the LEON cache should be disabled. Data Cache state 
(DCS) in the Cache Control Register (CCR) should be set to XO (= disable). This bug has 
been corrected in the latest version of the LEON processor. 
" There are three configuration settings for the LEON `boot type' - prom, memory and 
dual. If the boot option is set to `prom', PROM is synthesized with the chip and the LEON 
processor looks for boot code internally upon start-up (bprom. vhd). If the boot option is 
set to `memory', no internal PROM is synthesized and the LEON processor assumes 
PROM is external. The LEON processor looks for boot code at address 0x0 externally 
upon start-up. In the dual mode, the internal prom is always implemented, just like in 
prom mode. The level in PIO[4] decides whether internal or external ROM is mapped into 
ROM Bank 0. Most of this is done in mctrl. vhd. 
" Some PC parallel ports put out enough power through their drivers to keep the XSV board 
in a semi-powered state. This can prevent the oscillator of the XSV board from entering 
programming mode even when the board power is cycled. So, in order to set the frequency 
of the XSV board correctly, it is necessary to turn off the power and remove the parallel 
port cable when changing the J22 and J36 jumpers of the board. 
" When the CPLD on the XSV board is configured to program the oscillator, it drives the 
programming signals into the oscillator output pin. This CPLD configuration can prevent 
the oscillator output from oscillating if you try to power up the board and oscillator after 
programming. To remedy this situation, GXSTEST should be re-run to reprogram the 
CPLD, which frees the oscillator output after setting the oscillator frequency. ' GXTEST is 
one of the GXTOOLs components. GXTOOLs are a series of tools to support prototyping 
boards from the XESS Company. 
Appendix B. 3 Register Mapping of the Hurricane CAN IP Core 
Register Name Word Address (dec) Address (hex) Mode 
SETUP 1 0 0 R/W 
STATUS 1 4 4 R 
FILTER 1 8 8 RJW 
TX_MESSAGE_0 1 12 c R/W 
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Register Name Word Address (dec) Address (hex) Mode 
TX_MESSAGE_1 1 16 10 R/W 
TX_MESSAGE_2 1 20 14 R/W 
RX_MESSAGE_O 1 24 18 R 
RX_MESSAGE_1 1 28 ic R 
RX_MESSAGE_2 1 32 20 R 
ERROR COUNTERS 1 36 24 R 
TRIGGER MATCH 1 40 28 R/W 
Appendix B. 4 Baud Rate Problem between the CAN Nodes 
The difference between the baud rates of the two CAN nodes was solved using an approximate 
ratio between the two baudrates as explained below. 
The default baud rate of the CAN card can be calculated by the following equation: 
BaudRate 
fCLK 
_ 
14.7456x 106 
= 388042bps cANCAý == (BTR0+IXTSEGI+TSEG2+3) (1+1)(2+14+3) 
BTRO, TSEGI and TSEG2 are the parameters of the CAN controller. BTRO has been fixed as 'I' 
TSEG1 and TSEG2 can be changed through set the registers. 
The baud rate of the CAN core can be calculated as: 
BaudRateCANCORE = 
FCLK 
16 x CLK Ratio 
CLK_Ration is the generic variable in the CAN core. Let 
BauuRateCANCORE = BauuRateCANCARD 
FCLK 
= 
CLK 
16xCLK 
_Ratio 
2x(TSEG1+TSEG2+3 
25 
16 x CLK Ratio 
_ 
14.7456 
2x(TSEG I+ TSEG 2+3)ý 
(TSEG 1+TSEG 2+3 118 
CLK Ratio 25 
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However, this ratio will make the baud rate lower than 100kbps. It is not an efficient value. So an 
approximate value is used: 
Then, 
(TSEG 1+TSEG 2+3 
CLK Ratio 
118 120 N1 
.ý 
25 25 
24 
5 
BaudRateCANCORE = 
FcLK 
= 312500bps 16 x CLK Ratio 
BaudRate CANCARD = 
fCLK 14.7456 
= 307197 bps (BTR 0+1XTSEG I +TSEG 2 +3) 2x 24 
Although the error between two baudrates is around 1.7%, the CAN communication between the 
two CAN nodes still can proceed correctly. 
Appendix C. 1 Read and Write Semaphores in an XSV800 at CLB R5 C5 
--Read and write Specific bit within a LUT 
The basic flow chart is shown in Figure C. 1: 
mit 
Set the configuration 
register's values 
Read full At file 
Get user input on 
Semaphore location 
Get user input on 
Semaphore data to be 
written 
Determine Major and 
Minor address of 
semaphore column 
Write output rawbits (. rbt) 
file, for partial 
configuration write 
Write output rawbits (. rbr) 
file, for partial readback 
configuration 
End 
(a) Flow Chart 
(b) Example File 
Figure C. 1 Flow Chart of Partial Configuration Bitstream Generation 
Xilinx ASCII Bitstream 
Created by reconp V1.00 
Design name: sema4. rbr 
Architecture: virtex 
Part: v800bg432 
Bits: 320 
11111111111111111111111111111111 
11111111111111111111111111111111 
10101010100110010101010101100110 
00110000000000001000000000000001 
00000000000000000000000000000100 
00110000000000000010000000000001 
00000000100110000101111000000000 
00101000000000000110000001000100 
68 words) 
00000000000000000000000000000000 
(Dummy word 1) 
(Dummy word 2) 
(Sync word) 
(Write to CMD register) 
(Register value for RCFG) 
(Write to FAR register) 
(Value for Major addresses) 
(Read from FDRO register, total 
(Flush pipe) 
Xilinx ASCII Bitstream 
Created by reconp V 1.00 
Design name: sema4. rbt 
Architecture: virtex 
Part: v800bg432 
Bits: 2560 
11111111IIIII1111111111111111111 
11111111111111111111111111111111 
10101010100110010101010101100110 
00110000000000001000000000000001 
00000000000000000000000000000001 
00110000000000000010000000000001 
00000000100110000101111000000000 
00110000000000000100000000000000 
01010000000000000000000001000100 
(Frame data) 
(dummy words 1) 
(dummy words 2) 
(Sync word) 
(Write to CMD register) 
(register value for WCFG) 
(Write to FAR register) 
(value for Major Address) 
(Write to FDRI register) 
(value for FDRI wordcount) 
111111111111111 11111111111111111 (dummy frame, 34 words total) 
11111111111111111111111111111111 
11111111111111111111111111111111 
001 10000000000001000000000000001 (Write to CMD register) 
00000000000000000000000000000000 (Value for`NOP') 
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Experiment Data: The target device is the Virtex XCV800. Frame size for an XSV800 is 34 32-bit 
words. The major address is 76, which corresponds to CLB column 5, and the Minor Address is 47, 
which corresponds to the frame that contains LUT bit 15. The equations for CLB LUT SelectRAM 
dependent variables are listed in Table C. 1. 
Table C. 1 The Equations for CLB LUT SelectRAM Dependent Variables 
Term Definition 
Major Address (MJA) 
Minor Address (MNA) 
If (CLB_Col <_ Chip 
_Cols 
/2), 
then Chip 
_ 
Cols - CLB _ 
Col x2+2 
else CLB _ 
Col x2- Chip _ 
Cols -1 
lut_bit+32- Slice x(2xlut_bit+17) 
Fm bit idx 3+18xCLB Row-FG+RW x32 
Device File Type Size ib 
G-LUT[1411 F-LUT[15] 
V i bl 
G-LUT 14 F-LUT[15] 
Full. Rbt 4,894kß 
Attr ute 
Read Read Write 
ar a e 
Read Read Write 
Partial. rbt 2kB Chi Rowls 56 MJA 76 
Partial. rbb 1kB Chi Cols 84 MNA 46 47 
FL 34 fm bit idx 151 152 120 
CLB Row 5 
XVC800 
CLB_Col 5 
Slice 0 
FG 1 0 
lut bit 14 15 
RW 1 1 0 
* lut_bit: The desired bit from the given LUT. Bits in the LUT are indexed from 0 to 15 
FG: "0" for the F-LUT, "1" for the G-LUT 
RW: "0" for Write, "1" for read 
Appendix C. 2 SEUs Mitigation Terminology 
In Space, SEUs may alter the logic state of any static memory element. An SEU in the 
configuration memory array may have adverse effects on the expected 
functionality. 
SEU Detection: There are two methods to perform a verification of SEU detection - Readback 
Comparison and CRC Frame Checks. The first one is to readback the data and perform a "bit for 
bit" comparison (as mentioned above). This requires the use of a mask 
file and readback file each 
of which are equal in size to the original 
bit-stream used to configure the FPGA. The second one is 
to use a 16-bit CRC. During readback a new 
CRC value is generated for each data-frame and 
compared to the expected CRC result. 
Because a data-frame the smallest amount of configuration 
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memory, it is not important to know which data bit is upset but merely which data frame the upset 
exists in. 
SEU Correction: Whenever a data frame is detected error, the frame number should be stored for 
use after the read back cycle is complete. This error frame should be rewritten to the Virtex. In 
addition to the main `Write configuration' procedure, this correction cycle should be preceded and 
followed by an Abort operation. An Abort command is issued by holding the CS Low and the WR 
High for at least three clock cycles. This will reset the SelectMAP and configuration logic so that 
the interface may be re-synchronized. 
SEU Scrubbing: Scrubbing is a much simpler correction method [132], which omits readback and 
detection and simply reloads the entire CLB Frame segment at a chosen interval. 
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Appendix D Experimental Results 
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Figure D. I Simulation of CCSDS TC module in TSIM 
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Figure D. 2 RTL View of the Experimental Circuit for the Partial Run-Time Reconfiguration 
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Figure D. 3 Mapped Reconfigurable IP Core - Adder 
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Figure D. 4 Mapped Recoil figurable IP Core Multiplier 
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Figure D. 5 Mapped Fixed IP Core - Counter 
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Figure D. 6 Fully Mapped Experimental Circuit - Top Design --) Counter + Adder 
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I'll' urc D. 7 Fully Mapped Experimental Circuit -Top] DeSi,, n 
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